

ISTFA '96: proceedings of the 22nd international symposium for testing and failure analysis ,18 - 22 November 1996, Los Angeles, California

Deskripsi Lengkap: <https://lib.ui.ac.id/detail?id=20442490&lokasi=lokal>

Abstrak

Contents :

- A Comparative Study of Electron and Ion Beam Induced Charge Imaging Techniques in CMOS Failure Analysis
- Infrared Light Emission From Semiconductor Devices
- The Use of Near-Field Scanning Optical Microscopy for Failure Analysis of ULSI Circuits
- Golden Devices II: Alchemy in the 0.35 um Era
- Focused Ion Beam Assisted Circuit Debug of a Video Graphics Chip
- Two Unique Case Studies Performed With Photoemission Microscopy (PEM)
- Application of Photoemission Microscopy and Focused Ion Beam Microsurgery to an Investigation of Latchup
- Localizing Heat-Generating Defects Using Fluorescent Microthermal Imaging
- A User-Friendly System for Fluorescent Microthermal Imaging and Light Emission Microscopy
- Fast, Clean and Low Damage Deprocessing Using Inductively Coupled and RIE Plasmas
- X-Ray Microfocus Radioscopy and Computed Tomography for Failure Analysis
- Low Resistivity FIB Depositions Within High Aspect Ratio Holes
- Grains Observation Using FIB Anisotropic Etch Followed by AFM Imaging
- Cross-Sectional Specimen Preparation of Fragile Failure Location in Thin-Film Transistors Using Focused Ion Beam Etching and Transmission Electron Microscope
- Low Acceleration Voltage EBIC Using FESEM and Application to Cross-Sectional Junction Evaluation
- Contamination Diagnosis Using Contamination-Defect-Fault (CDF) Simulation
- FLOSPAT: Fault Localization by Sensitized Path Transformation
- Fault Verification Simulation for Light-Emission Microscopy and Liquid-Crystal Analysis
- Fault Diagnosis on the TMS320C80 (MVP) Using FastScanTM
- Modeling IC Defects Using Circuit Simulation Software
- Characterization of Unfilled Tungsten Plugs on a 0.35 um CMOS Multilevel Metallization Process
- Failure Analysis of a Half-Micron CMOS IC Technology
- Burn-in Failure Analysis of 0.5 um 1 MB SRAM: Barrier Glue Layer Cracks and

Tungsten Plug

- The Application of Novel Failure Analysis Techniques and Defect Modeling in Eliminating Short Poly End-Cap Problem in Submicron CMOS Devices
- Case Study: Unique Stress Induced Gate Oxide Defects in a CMOS Analog/Digital Device Revealed by Backside Silicon Removal
- Risk Assessment in Signature Analysis
- Signature Analysis: Statistical Models and Their Application to FA
- A Signature Analysis Method for IC Failure Analysis
- TEM Sample Preparation Using A Focused Ion Beam and A Probe Manipulator
- Pin-Point Transmission Electron Microscopic Analysis Applied to Off-Leakage Failures of a Bipolar Transistor in 0.5 μm BiCMOS Devices
- TEM Cross-Sectional Analysis of ESD Induced Damage in Input Protection Circuitry
- A Study of Measurement Methods for Detecting Voiding and Delamination of Die Attach Materials in Power Semiconductor Devices
- Failure Analysis of the Die-Attach in a Metal-Type Package
- Charge Diffusion and Reciprocity Theorems: A Direct Approach to EBIC of Ridge Laser Diodes
- Characterization and Elimination of Forward Snapback Defects in GaAs Light Emitting Diodes
- Temperature Dependence of Quiescent Currents as a Defect Prognosticator and Evaluation Tool
- Contactless Testing of Pulse Propagation in IC's-A Comparison Between OBIC and Captive-Coupling Detection Techniques
- Electron-Beam Analysis of the Turn-On Speed of Grounded-Gate NMOS ESD Protection Transistors During Charged Device-Model Stress Pulses
- Contactless Function Test of Integrated Circuits on the Wafer
- Package Related Failure Mechanisms in Plastic BGA Packages Used for ASIC Devices
- Failure Analysis of Flip-Chip Interconnections Through Acoustic Microscopy
- Signature Analysis of Package Delamination Using Scanning Acoustic Microscope
- A Case Study of Post De-Tape Cleans on Mold Compound Adhesion
- Spatial Evaluation of Resolution in a Scanning Ultrasonic Microscope. Microassembling Technologies Characterization: Differences Between A-Scan and C-Scan Analysis Modes
- Macro and Micro Thermal Model of an Elevated Temperature Dielectric Breakdown in Printed Circuit Boards
- A Review of Wet Etch Formulas for Silicon Semiconductor Failure Analysis
- 301 Carbon Coating for Electron Beam Testing and Focus Ion Beam Reconfiguration
- A Technique for Achieving Precision Cross Sections of Released Surface

Micromachined Structures

- The Study of ESD Destructive Mechanism for PN-Junction
- Interconnect Failure Dependence on Crystallographic Structure
- Dielectric Breakdown in Printed Circuit Boards at Elevated Temperatures
- Mechanism Study of Contact Corrosion in Unpatterned Metal Wafer
- TPLY for Yield Improvement
- A New Robust Backside Flip-Chip Probing Methodology