

## UNIVERSITAS INDONESIA

## CALCULATOR PROJECT USING VHDL

SKRIPSI

## MOHAMAD SANDI SURIAGEMILANG 0405830075

## DEPARTEMEN TEKNIK ELEKTRO FAKULTAS TEKNIK UNIVERSITAS INDONESIA DEPOK JANUARI, 2010

**Universitas Indonesia** 



## UNIVERSITAS INDONESIA

## CALCULATOR PROJECT USING VHDL

## SKRIPSI

Diajukan sebagai salah satu syarat untuk memperoleh gelar Sarjana Teknik

## MOHAMAD SANDI SURIAGEMILANG 0405830075

## DEPARTEMEN TEKNIK ELEKTRO FAKULTAS TEKNIK UNIVERSITAS INDONESIA DEPOK JANUARI, 2010

**Universitas Indonesia** 

### HALAMAN PERNYATAAN ORISINALITAS

Skripsi ini adalah hasil karya saya sendiri, dan semua sumber baik yang dikutip maupun dirujuk telah saya nyatakan dengan benar

> Nama NPM Tanda Tangan Tanggal

: : 21 Januari 2010

: 0405830075

: Mohamad Sandi Suriagemilang

ii

### HALAMAN PENGESAHAN

| Skripsi ini diajuk | an oleh :                       |
|--------------------|---------------------------------|
| Nama               | : Mohamad Sandi Suriagemilang   |
| NPM                | : 0405830075                    |
| Program Studi      | : Teknik Elektro Internasional  |
| Judul Skripsi      | : Calculator Project Using VHDL |

Telah berhasil dipertahankan dihadapan Dewan Penguji dan diterima sebagai bagian persyaratan yang diperlukan untuk memperoleh gelar Sarjana Strata 1 pada Program Studi Teknik Elektro, Fakultas Teknik, Universitas Indonesia.

### **DEWAN PENGUJI**

| Pembimbing | : Muhammad Salman, ST., MIT         | ( | ) |
|------------|-------------------------------------|---|---|
| Penguji    | : Abdul Muis, ST                    | ( | ) |
| Penguji    | : Prof. Dr. Ir. NR. Poespawati, MT. | ( | ) |

Ditetapkan di : Depok

Tanggal : 6 Januari 2010

#### **KATA PENGANTAR**

Puji syukur penulis sampaikan kepada Allah SWT atas segala karunia dan Rahmat-Nya sehingga skripsi ini dapat terselesaikan. Saya menyadari bahwa tanpa bantuan dan bimbingan dari berbagai pihak, dari masa perkuliahan sampai pada penyusunan skripsi ini, sangatlah sulit bagi saya untuk memperoleh gelar sarjana. Penulis mengucapkan terima kasih kepada :

- Dr. Jasmine Banks dari Queensland University of Technology (QUT) dan Muhammad Salman, ST., MIT sebagai dosen pembimbing yang telah meluangkan waktunya untuk memberikan arahan, bimbingan dan diskusi sehingga skripsi ini dapat terselesaikan dengan baik.
- 2. Orangtua yang tidak kenal lelah untuk selalu mendukung dan membuka wawasanku, kakak dan adik-adikku yang selalu memberikan motivasi
- 3. Rekan satu tim dalam skripsi ini, Faristama Aryasa yang telah membantu saya dalam mengerjakan skripsi ini
- 4. Seluruh civitas akademika Departemen Elektro Universitas Indonesia yang tidak dapat disebutkan satu persatu.

Akhir kata, semoga Allah SWT. Membalas segala kebaikan semua pihak yang telah membantu penyusunan skripsi ini dengan balasan yang setimpal. Semoga skripsi ini dapat berguna bagi siapa saja yang membacanya

Depok, 21 Januari 2010

Penulis

# HALAMAN PERSETUJUAN PUBLIKASI KARYA ILMIAH UNTUK KEPENTINGAN AKADEMIS

Sebagai civitas akademika Universitas Indonesia, saya yang bertanda tangan di bawah ini :

| Nama          | : Mohamad Sandi Suriagemilang   |
|---------------|---------------------------------|
| NPM           | : 0405830075                    |
| Program Studi | : Elektro Program Internasional |
| Departemen    | : Elektro                       |
| Fakultas      | : Teknik                        |
| Jenis Karya   | : Skripsi                       |

Demi pengembangan ilmu pengetahuan, menyetujui untuk memberikan kepada Universitas Indonesia **Hak Bebas Royalti Noneksklusif** (*Non-Exclusive Royalty-Free Right*) atas karya ilmiah saya yang berjudul :

### CALCULATOR PROJECT USING VHDL

Dengan Hak Bebas Royalti Non Eksklusif ini Universitas Indonesia berhak menyimpan, mengalihmedia/formatkan, mengelola dalam bentuk Basis Data, merawat dan mempublikasikan tugas akhir saya selama tetap mencantumkan nama saya sebagai penulis / pencipta dan sebagai pemilik Hak Cipta.

Demikian pernyataan ini saya buat dengan sebenarnya

Dibuat di : Depok Pada tanggal : 21 Januari 2010

Yang menyatakan

(Mohamad Sandi Suriagemilang)

#### ABSTRAK

Nama: Mohamad Sandi SuriagemilangProgram Studi: Teknik Elektro InternasionalJudul: Calculator Project Using VHDL

Skripsi ini membahas kemampuan mahasiswa Fakultas Teknik UI angkatan 2005 dalam membuat suatu program kalkulator digital dengan menggunakan VHDL. Percobaan ini adalah percobaan kualitatif dengan desain rekayasa pemrograman. Hasil percobaan menunjukan bahwa program kalkulator dapat terselesaikan dengan mengacu kepada prinsip-prinsip digital dan pemrograman *assembly*. Terdapat setidaknya empat keuntungan dalam pemrograman menggunakan VHDL : spesifikasi exekusi, ketidakbergantungan pada teknologi dan peralatan, data desain yang dapat dibawa-bawa, dan mensimulasikan secara awal dan cepat

Kata kunci :

program kalkulator digital, prinsip – prinsip digital dan pemrograman assembly.

#### ABSTRACT

Name: Mohamad Sandi SuriagemilangStudy Program: Teknik Elektro InternasionalTitle: Calculator Project Using VHDL

The focus of this study is the freshmen student of Department of Electrical Engineering at University of Indonesia experience of making a digital calculator program by using VHDL. The result of this project shows that calculator program can be made based on digital principals and assembly programming. There are at least four benefits by programming using VHDL : executable specification, technology and tool independence, portable design data , and simulate early and fast.

Keywords: digital calculator program, digital principals and assembly programming

## **DAFTAR ISI**

| HALAMAN PER | RNYATAAN ORISINALITAS                                      | ii  |
|-------------|--|-----|
| HALAMAN PEN | JGESAHAN   | iii |
| KATA PENGAN | TAR  | iv  |
| HALAMAN PER | RSETUJUAN PUBLIKASI KARYA ILMIAH UNTUK                     |     |
| KEPENTINGAN | AKADEMIS   | v   |
| ABSTRAK     |  | vi  |
| CHAPTER I   | INTRODUCTION   | 1   |
| CHAPTER II  | LITERATURE REVIEW  | 2   |
|             | 2.1. Introduction  | 2   |
|             | 2.1.1. FPGA  | 2   |
|             | 2.1.2 VHDL   | 2   |
|             | 2.2. PicoBlaze   | 3   |
|             | 2.4. Implementation of PicoBlaze onto the Spartan-3E FPGA. | 4   |
|             | 2.4. Spartan-3E Development Board                          | 4   |
| CHAPTER III | VHDL   | 8   |
|             | 3.1. Introduction to VHDL                                  | 8   |
|             | 3.1.2. VHDL Language Concepts                              | 10  |
|             | 3.1.2.1 Entity   | 10  |
|             | 3.1.2.2 Architecture                                       | 11  |
|             | 3.1.2.3 Package  | 11  |
| CHAPTER IV  | SIMULATION AND RESULT                                      | 12  |
|             | 4.1 Theoritical Analysis                                   | 12  |
|             | 4.1.1 ALU  | 12  |
|             | 4.1.2 MEM  | 13  |
|             | 4.1.3 CTRL_FSM   | 16  |
|             | 4.1.4 COMP   | 22  |
|             | 4.1.5 My Calc Module                                       | 22  |

|              | 4.2 Experimental Procedure or Design Procedure | 22 |
|--------------|--|----|
|              | 4.2.1 ALU                                      | 22 |
|              | 4.2.2 MEM                                      | 25 |
|              | 4.2.3 CTRL_FSM                                 |    |
|              | 4.2.4 COMP                                     |    |
|              | 4.2.5 CALC                                     |    |
|              | 4.3. Results or Final Design                   | 45 |
|              | 4.3.1 Result of ALU                            | 45 |
|              | 4.3.2 Result of MEM                            | 47 |
|              | 4.3.3 Result of CTRL_FSM                       | 50 |
|              | 4.3.4 Result of COMP                           | 50 |
|              | 4.3.5 Result of CALC                           | 51 |
| CHAPTER V    | DISCUSSION                                     |    |
|              | 5.1 ALU  |    |
|              | 5.2 MEM  | 53 |
|              | 5.3 CTRL_FSM                                   | 54 |
|              | 5.4 COMP                                       | 58 |
|              | 5.5 CALC                                       | 59 |
| CHAPTER VI   | CONCLUSION                                     | 60 |
| BIBLIOGRAPH  | Υ  | 61 |
| APPENDIX A V | HDL CODES                                      | 63 |

## CHAPTER I INTRODUCTION

As part of their Engineering Degree undergraduate students at Queensland University of Technology. undertaking EEB839-2, were allocated into groups or single person to complete a supervised project

The initial aim of this project is to create FPGA through the use of Xilinx's Spartan-E development board Starter kit. The author had done it for EEB989-1, but because of one, reason, the supervisor of this project changed the title become Calculator Project Using VHDL. The reason was the author hadn't taken ENB.344 which was the requirement to do the project.

Students were, to interact with their d present to them regular progress reports. The scope of each project encompassed: the definition of the project topic, completion of literature review, formulation of the project specification, planning and timetabling of the project for the completion of tasks, a. discussion of the obtained results, and a submission of final report for assessment.

In conclusion, Mohamad Sandi Suryagemilang and Faristama Aryasa, after discussion with their supervisor, decided to research Field Programmable Gate Arrays (FPGAs), in particular making calculator via VHDL(VHSIC Hardware Description Language).

## CHAPTER II LITERATURE REVIEW

#### **2.1 Introduction**

FPGA refers, to Field Programmable Gate Arrays, It has a ability of complete re. programmability

Initially, in this project, the writer used FPGA through the use, of Xilinx's Spartan-3E development board starter kit, and afterward it would go to a more complex project e.g. uploading the Pico Blaze microcontroller.

#### 2.1.1 FPGA

In industry applications, there ax two types of chips that are commonly used in, The first one is FPGA and second one is Application Spec<sup>i</sup>fic Integrated Circuit (ASIC)

FPGA was PCB contained many transistors came from logic units like adders, counters, ;mixes and even microconrollers.

### 11.2 VHDL

VHDL is abbreviation of VHSIC (Very High Speed Integrated Circuits) Hardware Description Language. It is a programming language as link of FPGAs and ASICs ENTITY dff is Port (d, clk : IN STD LOGIC q.qbar: OUT STND\_LOGIC) END dff; - Entity declaration

Гwo inputs of the type Std LogisГwo outputs of the type Std\_LogicEnd of entity declaration

Keyword such as entiry, port, ht, out and are reserved words and comments are preceded by a (-)

2

The operation of the D Filip-Flop is specified by the architecture declaration. The code uses conditional statements to emulate the flip flop.

| ARCHITECTURE behavioral OF dff IS    | - Architechure of the Entity begn                |
|--------------------------------------|--|
| Output Process                       | - Process named output declared                  |
| Wait Until (clk EVENT AND clk = 'I') | - Continues when clock rises q <d:< td=""></d:<> |
| qbar <= NOT d;                       | - input is also generated                        |
| END PROCESS OUTPUT                   | - Process terminates and waits                   |
| END behavioral :                     | - End of Archirecture                            |

Note that architecuture name "behavioral" is arbitary but the entity name "dff must match the entity declaration (5)

This project will cover mainly on VHDL, the writer will explain it furhermore in next chapter

#### 2.2. PicoBlaze

Xilinx's PicoBlaze is a microcontroller designe to be embedded into Sparatan-3 gamily of FPGAs. One of its benefits is the ability to modify components of microcontroller.

#### 2.3. Implementation of PicoBlaze onto the Spartan-3E FPGA

Unlike dedicated microcontrollers supplied by companies like ATMEL where programs written in assembly language are compiled and uploaded onto the chip, assembly programs for Pieoblaze are uploaded in HDI. and are included with the instructions for the design of the microcontroller This is achieved by using any text editor to write an assembly Program with a psm file extension and then compiling the Program using KCPSm3.exe (supplied by Xilinx). This in turn creates a H'DL file to lie included with the microcontroller kepsm3. vhd file for compiling and uploading onto the FPGA PROM (programmable read-onlyd-only memory). The PROM is *a* separate on-board memor<sup>y</sup> component which is used to program the FPGA at start *up*.

### Features of PicoBlazc

- load-store architecture
- contains 16 internal 8 bit registers
- program size a maximum of 1024 instructions
- multiple processors can be connected for increased performance
- stack can support 31 levels of subroutine nesting
- only 57 instructions

#### 2.4 Spartan-3E Development Board

There are several components in board that writer used in EF11889-1, they are

LCD screen, pushbuttons and serial communications between the board and a computer.

There arc some advantages in using the Spartan Chip-,

1. Integrated external system component s C,

Power regulator and in line filters arc no longer needed in PCB

### 2. Large IP Library

I will reduce the time spent on product development

The PCB includes: LCD screen, 21 pushbutton and swich inputs and 8 LED outputs. We can see front diagraw below:



Figure 3 Spattan-3E Development Board

The chip communicates with the LCD screen using 7 pains as shown below



Figure 4 Connection of LCD to Spartan-3E [14, p43]

Fiqure 4 Connection of LCD to Spratan-3E (14,p43)

The top 4 pains are he data pains the bottom 3 pins are interface pins; these must switch on and off in specific patterns while the display is configured.

The FPGA connects to the LEDs using the following pins:

| Name | Pin |
|------|-----|
| LED0 | F12 |
| LED1 | E12 |
| LED2 | E11 |
| LED3 | F11 |
| LED4 | C11 |
| LED5 | D11 |
| LED6 | E9  |
| LED7 | F9  |
|      |     |

## CHAPTER III VHDL

#### **3.1 Introduction to VHDL**

VHDL is an abbreviation of VHSIC Hardware Description Language. Furthermore, VHSIC stands for Very High-Speed Integrated Circuit. VHDL is the toot for hardware modeling. It had been used for simulation or to synthesis.

There are many benefits using VHDL The first is: executable specification. A VHDL specification can be executed in order to achieve, a high level of confidence in its correctness before commencing design, and may simulate one to two orders of magnitude faster than a gate level description. The second is: Technolo<sup>g</sup>y and tool independence (though FPGJA features may be unexploited). VHDL permits technology independent design through support for top down design and logic synthesis. - To move a design to a new technology you need not start from scratch or reverse-engineer a specification - instead yew go back up the design tree to a behavioural VHDL description, then implement that in the new technology knowing that the correct functionality will be preserved. The third one is: portable design data (Protect investment). VHDL descriptions of hardware design and test benches are portable between design tools, and portable between design centres and project. partners. You can safely invest in VHDL modelling effort and training, knowing that you will not be tied in to a single tool vendor, but will be free to preserve your investment across tools and platforms. Also, the design automation tool vendors are themselves making a large investment in VHDL, ensuring a continuing supply of state-of-the-art VHDL tools. The fourth one is: Simulate early and fast (Manage complexity). Behavioural simulation can reduce design time by allowing design problems **to be** detected early on, avoiding the aced to rework designs at gate level. Behavioural simulation also permits design optimization by exploring alternative architectures, resulting in better designs. With all those benefits, therefore, VHDL activies have received aplenty of attentions.





The are 4 rules regarding partitioning a design for VHDL design entry:

- Must be consistent with RTL coding structure
- Minimize the number of clocks per block
- Maintain critical signals within a block
- Make a quick, relatively simple test bench for each submodule



**Recommended Design Verification Stages** 

There are there levels of design verification in VHDL:

- Behavioral/RTL simulation: Execute RTL source code and the testbench
- Post-synthesis VHDL simulation: Execution VHD file and the testbench
- VHDL timing simulation: Execute post-layout structural VHD and SDF file and the testbech

### **3.1.0. VHDL Language Concepts**

VHDL is composed of design units, they are :

- Entity
- Architecture
- Package
- Package Body
- Configuration

### 3.1.2.1 Entity

An entity describes the external interface to the hardware module

Entitiy Half\_ADD is

Port (A, B : in std\_logic;

## SUM, CARRY : out std\_logic) ;

End entity HALF\_ADD



### **3.1.2.2 Architecture**



An architecture describes the internal operation of is associated (primary) entity

### 3.1.2.3. Package

| package MY_PACK is  |
|---------------------|
| constant            |
| function            |
| component           |
| sublype             |
| end package MY PACK |

| ibra<br>use | ry IEEE;<br>IEEE.std_logic_1164.all; |
|-------------|--------------------------------------|
| usa         | work.MY_PACK.all;                    |
| enti        | V                                    |

A package stores the data that will be used repeatedly throughout a design, project or organization

## CHAPTER IV SIMULATIONS AND RESULT

#### 4.1. Theoritical Analysis

The purpose of this project was to create a simple calculator project. The calculator project consisted of 4 parts: ALU, MEM. CTRL\_FS M. COMP with MY\_CALC\_MODULE as a package far all of them. All of that parts was divided for two persons, Faristama Aryasa explained about ALU and MEM and Mohammad Sandi Suryagemilang explained about CTRl\_,FSM, COMP and MY\_CALC\_MODULE..

#### 4.1.1. ALU

ALU: Arithmetic Logic Unit is one of the blocks that consist in the project. The basic knowledge for operators is compulsory. The Logic has their calculation on its block. The block performs calculation such as arithmetic and logical operation. It is one of the essential blocks. Fundamental operations were calculated in this block. Depending on the, input which in this case. is the OP\_CODE the ALU takes A and B two bits operand, as well as carry input C\_IN, and it will do 32 operation with 2 types, one with the carry in and the other is not. The calculation will he helpful for the whole system once it has boon done.

While the testbench is on' the appendix

The 32 operations are:

12

| Operation | OP_CODE & C_in | Carry in | Result                          |
|-----------|----------------|----------|---------------------------------|
| txa       | 00000          | 0        | А                               |
| xta       | 00001          | 1        | А                               |
| inc       | 00010          | 0        | A + 1                           |
| inc       | 00011          | 1        | A + 1                           |
| add       | 00100          | 0        | A + B                           |
| add       | 00101          | 1        | A + B                           |
| addc      | 00110          | 0        | $A + B + C_{IN}$                |
| addc      | 00111          | 1        | $A + B + C_{IN}$                |
| sub       | 01000          | 0        | A + not B + 1                   |
| sub       | 01001          | 1        | A + not B + 1                   |
| comp      | 01010          | 0        | not A                           |
| comp      | 01011          | 1        | not A                           |
| neg       | 01100          | 0        | not A + 1                       |
| neg       | 01101          | 1        | not A + 1                       |
| dec       | 01110          | 0        | A – 1                           |
| dec       | 0111           | 1        | A – 1                           |
| txb       | 10000          | 0        | В                               |
| txb       | 10001          | 1        | В                               |
| and       | 10010          | 0        | A and B                         |
| and       | 10011          | 1        | A and B                         |
| or        | 10100          | 0        | A or B                          |
| or        | 10101          | 1        | A or B                          |
| xor       | 10110          | 0        | A xor B                         |
| xor       | 10110          | 1        | A xor B                         |
| sl        | 11000          | 0        | A (2 downto 0) & '0' Shift left |
| sl        | 11001          | 1        | A (2 downto 0) & '0' Shift left |
| sr        | 11010          | 0        | 0' shift right & A (3 downto 0) |

| sr   | 11011 | 1 | 0' shift right & A (3 downto 0) |
|------|-------|---|---------------------------------|
|      |       |   |                                 |
| Par  | 11100 | 0 | 000 & ((A(3) xor A(2)) xor      |
|      | -     |   | (A(1) Xor A(0)))                |
| par  | 11101 |   | 1 & ((A(3) xor A(2)) xor (A(1)) |
|      |       |   | Xor A(0)))                      |
| zero | 11110 | 0 | 0                               |
| zero | 11111 | 1 | 0                               |

All operation is a basic operation although view syntax of VHDL language might occur. A wide description of the operation will be revealed.

As known that every single block have to run into each test benches according to their block.

The test benches apply on the simulation only, they are also important to design a process. Since the simulation only, they are also important to design should be checked first before it works correctly. This testing can also be carried out for the RTL schematic.



The RTL Schematic shows that A, B, C and OP\_CQDE (4 bits) are the inputs along clock and the carrier, while the Output will be in form of 4 bits, It later on will useful for the circuit analyzing.

The test bench already existed. However some addition to fulfill the requirement of all operations had to be completed, Exact coding will be discussed on the next part. See Appendix for ALU test bench.

### 4.1.2 MEM

MEM: Memory management system is a block that implements the MY\_ROM which is the memory temp that every sin<sup>g</sup>le input should have the same output, as in the Memory management, The MEM would create output with exact match for what the aiding says in the MY\_ROM, The Addresses were counted by the NICK Where when certain address with certain OP\_CODE and time were delivered. Output generates a memory management to construct the A, B, C\_in, the expected output to march the OP\_CODE.

This MEM block also store 32 memory arrays,. This 32 memory corresponds to the address that we compute from 0 to 31. As in ALU, this block is also important for the whole system. At the end the control finite state machine control al the process for combining these, blocks.

As shown above, the expected results for certain OP\_CODE has been determined. These will shows how the output going to be. The test bench again will

do the testing simulation for its block, The RTL schematic model could be delivered, The A and B are default outputs which are determined.



The behavioral simulation will deliver the data frame output which contains all the output, from that  $da_ta$  frame the checking of an appropriate memory management should be done, 17he discussion for checking of the data frame would <sup>be</sup> presented furthermore.

### 4.13 CTRL\_FSM

In this part, the writer implemented CTRI\_FSM and a test bench for it. FSM stands for Finite State Machine.



The first thing when coding an FSM in VHDL is whether it has Mealy outputs, Moore, outputs or both. The difference of them is in how their outputs are computed. Outputs of Mealy FSM's arc a function of both its inputs and its present state. Because of this, the outputs of a mealy FSM can change as soon as any of is inputs change. However, its state still cannot change until a triggering clock edge. A Moore FSM's outputs are a function of only its present state. Since a Moore FSM's outputs are a function of only is present state, they Can change only at a triggering clock edge. Generally, any sequential function can be implemented by either Mealy FSM or a Moore FSM, bu also it can be a combination of both, having sonic outputs that depend on the present state and present inputs (Mealy outputs) and other outputs depend only the present state (Moore outputs)





Multiprocess FSM is very recommended. Multiprocess means separate processes to model the sequential, combinational an output logic is used. It requires less coding, because big coding is separated into small picces. Furthermore, because the coding is separated, it also can be more readable and intuitive. The last benefit is it can allow more compiler optimization by no forcing registered outputs.

| SYNC: process (CLK, RST)<br>begin                            | Needed for<br>Mealy Outputs |
|--|-----------------------------|
| end process SYNC ; COMB: j<br>begin<br>(end proc<br>((termu) | end process OUTPUTS;        |
| Since  | Multiprocess FSM            |

Multiprocess FSM

VHDL process block described both synchronous and combinational logic portions of FSM.

Architecture RTL of FSM is begin.... SYNC process (CLK, RST) begin If (RST = '1') then Current\_State<=Init; Elsif rising\_edge (CLK) then Current\_State<=Next\_State end if; End process Sync;

#### Current state logic described by syanchronous process

Archilocture Rtl of FSM is begin .... Case (Current\_State) is when Init => Out1\_Sig <= '0' Status\_Reg <= '10';

When Load => Out1\_SIG <= '1'; Status\_Reg <= "0"; Moore Qutputs in next state logic

Architecture RTL of FSM is begin .... Process (Current\_State, IN1, In2, In3) begin Case (Current\_State) is when Init => If (IN1 and In2) = '1' then Out1\_Sig <= '0' Status\_Reg <= "0"; When Load = >

Mealy Outputs Next State Logic (Inputs are inserted in process)

FSM can also coded by single clocked process, but it's no recommended because it consuming more resources that resulted by all outputs are registered. The second reason is because state events usually occurred one clock cycle after entering the state.

| architecture RTL of FSM is     |   |
|--------------------------------|---|
| begin                          |   |
|                                |   |
| process ( CLK , RST)           |   |
| begin                          |   |
| if (RST= '1') then             |   |
| STATE <= INIT;                 | 1 |
| OUT1_SIG <= '0' ;              |   |
|                                |   |
| elsif rising_edge ( CLK ) then |   |
| case (STATE) is                |   |
| when INIT =>                   |   |
| when LOAD =>                   |   |
|                                | 4 |
| Note that a single             |   |
| CURR & NEXT STATE              | Ē |
| CONST & MEXT_OFAT              | - |
|                                |   |
| Single Process FSM             |   |

Single Process FSM

Furthermore, in single clocked process, there is another registers on the output that increase amount of next state combinational logic necessary to drive them.



Single\_Process Block

### 4.1.4. Comp

A comp or comparator a block that takes two numbers as input in binary form and determines whether one input greater than, less than or equal to the other input.

The operation of a single bit digital comparator can be expressed as a truth table:

| Inputs | Outputs |  |     |     |  |  |  |
|--------|---------|--|-----|-----|--|--|--|
| Α      | B       | A <b< th=""><th>A=B</th><th>A&gt;B</th></b<> | A=B | A>B |  |  |  |
| 0      | 0       | 0  | 1   | 0   |  |  |  |
| 0      | 1       | 1  | 0   | 0   |  |  |  |
| 1      | 0       | 0  | 0   | 1   |  |  |  |
| 1      | 1       | 0  | 1   | 0   |  |  |  |

That means the binary variable (A=B) is 1 only if all pairs of digits of the two numbers are same, furthermore, (A>B) and (A<B) are output binary variables, which are equal to 1 when A>B or A<B.

#### 4.1.5 My Calc Module

My Calc Module had a purpose to Complete the calculator project. In this section, he author combined the submodules that were created in the previous lab exercises to complete the SIMPLE\_CALC module.

#### **4.2. Experimental Procedure or Design Procedure**

#### 4.2.1 ALU

The procedure to do the ALU is first to create the coding with VHD file. There ar The test bench for the ALU Rick- and the calculation to do the calculation. The V11D called ALU.VHD, the test bench called ALU\_TB.VHD and the calculator is MY\_CALC\_PACKAGE.VHD. After the entire file complete, a test bench could be simulated!

Since the, entire file had been generated, the, project can be build with:

- Click the Xilinx ISE 92. Software then clicks the project navigator.
- At the opened window, click the file tab -> new project until -> new project wizard window appeared
- Type, ALU\_AB (means that it has been tested as the project name -> choose HDL as the top level source type -> then click next.
- Keep clicking next until a new window called add existing code has appear -> click add source and chums the three files of the VHD files, The calculation, ATJJ, and the test bench for the ALU -> Click next again.
- Now the ALU block project has been created. The window will appear like this.

|   | E Hit tage Leney +  |   |        |                                |          |                      |        | and a substance of  |   |
|---|---|---|--------|--------------------------------|----------|----------------------|--------|---|---|
| PAUNE Racational and Paulian and Paulian Statements | To Design Everyone 1  | Point for                               |        | AL. The                        |          | Carnet Sale          | 5      | den mi  |   |
|   | Course  | Work in Name                            |        | NLD .                          |          | · Bries              |        | and a first state of the state |   |
| Superstructure Constructure                         |   | Target Dettin.                          |        | x: \$509-45.02                 |          | - Warnings;          |        |   |   |
|   |   | Pasket Watery                           |        | 6835                           |          | - Updated            | 5      | n 3 April 1162-26 2905  |   |
| Cortes on Street of Patrone                         | 1 those and Herings   | All Tohuto Same                         |        |                                |          |                      |        |   |   |
| a second  | E tormen Heragen<br>E Landstor Heragen<br>Pillig Hangen   | Ve svati ridynego wa ford               |        |                                |          |                      |        |   |   |
| NOTION IN LAST NAME PER                             |   | and return to the                       |        | Down Litter                    | -        | ary instantial years |        |   |   |
| C General Sandar                                    | Constant Auto Manager   | Gape Unsation                           |        | (dece)                         |          | Armitality           |        | Unioniory   |   |
|   | Cleve brans   | wore has                                |        | COMPANY OF COMPANY AND ADDRESS | Y        |                      | 4656   |   |   |
|   | D. W Lores Managers   | Variand Repuils is                      |        |                                | •)       |                      | 10.5   |   |   |
|   | O Smither   | Nation of Songher Kills                 |        |                                |          |                      | 252    |   | 1 |
|   | En Travience Genet  | Serie # 80.9                            |        |                                | 1        |                      | 24     |   |   |
|   | Argani Parjantan<br>Per India Panamani Casan Garmani  | 100000000000000000000000000000000000000 |        |                                | -        | -                    | 11000  | tuber and the b   |   |
|   | C Data Manage Marry   | Pagant Kana                             | Sec.   | Grandel                        |          | lower a              | Farmer | -   |   |
|   | Color or instance in transport<br>Getarant boost Samen Contest<br>19 Dean Traite Cas<br>Down Traite Cas<br>Down Traite<br>Down Traite<br>Down Traite<br>Down Color Figure | Systems Report                          | Cret   | Ame 12 AP 651                  | +2,2905  |                      |        |   |   |
|   |   | Torone Had                              | Costan | 4/http://www.com/articles/     | 145.2308 | 1                    | 0      | 0   | _ |
|   |   | As ford                                 | Carles | June 22 The 17/06              | 54,228   | 1                    | LTRUCH | 2,964   |   |
|   |   | Seales Intribut                         | 644244 | And 22 He 1706                 | 44,2009  | .1                   |        | 1.88  |   |
|   |   | Stat. Stat. Search                      | Gerla  | And 21 the Urbs                | MOD#     | 3                    |        | Lifes   |   |
|   |   |   |        |                                |          |                      |        |   |   |
| ( human   | 1: Day home   |   |        |                                |          |                      |        |   |   |
|   | Sali sa se se set se  |   |        |                                |          |                      |        |   |   |
| Staties : "Secolula                                 | Person Junears*-  |   |        |                                |          |                      |        |   |   |
|   |   |   |        |                                |          |                      |        |   |   |
| · · · · · · · · · · · · · · · · · · ·               | a shareh and she  |   |        |                                |          |                      |        |   |   |

Gambar

Clicking the source code, either ALU\_TB or the unit under test will result as a coding for the test bench and also the VHD. To see through the RTL schemantic, simply put the source for synthesis/implementation and expand the synthesize XST then click the view RTL schematic on the processes window.

The RTL schematic will appear as:



Clicking the RTL schematic gets the schematic to the inside as if like as a circuit with gates

Discover the simulation for behavioral model

- Change the source for behavioral again -> expand the Xilinx ISE simulator -> click the simulate behavioral model.
- Wait for a while to check the syntax of the system -> a new window called simulation should appear. The outputs are expandable to unsure manual checking for the operation of ALU (Arithmetic Logic Unit).


### 42.2 M E M

The MEM block project also needs 3 kinds of files. The files are MEM. VHD, MEM\_TB.VHD, and also the MY\_CALC\_PACKAGE.VHD. Same as before, the steps to make the project are:

- Click the Xilinx ISE 92, Software then clicks' the project navigator.
- At the opened window, click the file tab -> new project until -> a new project wizard window appeared,
- Type MEM\_TB (means that it has been tested) as the project name -> choose HDL. as the top level source type -> then click next.
- Keep clicking next until a new window called add existing code has appear click add source and choose the three files of the VHD files, MEM.VHD, MEM\_TB. and, and also the MY\_CALC\_PACKAGE.VHD -> Click next again. Remember that the 3 files are there,
- Now the ALU block project has been created. The window will appear like this

|  | Difference -  | and the second s |            | Mary 11 Per   | A Section Contraction |          |  |      |  |
|--|---|--|------------|---|-----------------------|----------|--|------|--|
| sidenta brane brann                                | or Swap Oraver  | Onena Edu  | 803        | 12.4  | lanar Sate            |          | la Romani  |      |  |
| (1404/1  | · 21 Surman   | Bubb Date  |            |   | · feet                |          |  |      |  |
| In FORM TO AN INCOME.                              | 2 CE Properties   | Lanat Deserve  |            | 06.275  |                       |          |  |      |  |
| GAL HON RT. MELO                                   | Check Rent<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>Contract<br>C | Plaint Version   | da         | 14  | · Geolemi             | · Sprand |  |      |  |
| ince gebenen Dame                                  |   | Mill 18 Parties Summy  |            |   |                       |          |  |      |  |
|  | 2 O Tarat - Tenapa  | -01930-00-00-0   | 4.044      |   |                       |          |  |      |  |
| team in HDI, 'S ind                                | The heads   | Oran Literate Sames intend vited   |            |   |                       |          |  |      |  |
| Alf beite jame     Over her form     Zenall finder | Constant former   | Lagra University   |            | -   | Available             |          | (Mindow)   |      |  |
|  | C.P. at Victoria  | himard lane  |            | 9   |                       | 48       |  |      |  |
|  | Diefant Hauge   | Notice of Startig Flow   |            | 19  |                       | HEU      |  | X    |  |
|  | in Decad Reports  | Normal of Lapse 1476   |            | 5   |                       | χG       |  | - 11 |  |
|  | 2 forman figure<br>77 Tausten forus<br>Pauer Forgation<br>2 frukt forumund Jacop formag<br>0 frukt forumund Fiscalys<br>Could more forum  | house of longed City   |            | 3   |                       | 28       |  | 1.0  |  |
|  |   | Long 11.0  |            | 1   |                       | 34       |  | 4    |  |
|  |   | jeratel Ryota  |            |   |                       |          |  |      |  |
|  |   | Filcost Mater  | Tinks.     | Gerenisted  | Bergen.               | Barrys   | and the second sec |      |  |
|  | 12 Jun Passer Las   | Selfect floor  | Caree      | Ser 3 April (6-4 +) (2019   |                       | 1        |  |      |  |
|  | C Par loss  | Excellentimet.   | Ou d'Inn   | Anna 32 Yes 'W 27 38 2000   |                       |          |  |      |  |
|  | C 200 Date Contract   | Delibert   | Ga of Base | April 10 No. 16 10 16 204   |                       |          |  |      |  |
|  | C 3v=Orit Feed  | Packard, Rula (Roat)   | Ou when    | And X: No WOTIGTON  |                       |          |  |      |  |
|  |   | Sec. You have  | Ge of lies | Anie 32 No. 1638 522001   |                       | -        |  |      |  |
|  |   |  |            | the second se |                       |          |  |      |  |
| \$ 700m  | 2 Jeep former   |  |            |   |                       |          |  |      |  |
| ( TROWN )  | 2 Seep homey  |  |            |   |                       |          |  |      |  |
| Diactino i "Esuridarigi                            | 2 Smp honey   |  |            |   |                       |          |  |      |  |
|  | C Sword feet  | San Trinchast  | Gerifee    | Anie 32 No. 1638 522391   |                       |          |  |      |  |

The RTL Schematic for, can be maximized and shown through these steps:

- On the Top left window-> change the source for synthesis/implementation.
- Expand the synthesize-XST on the processes window -> then click on View RTL schematic -> click again on schematic to reveal the register transfer level.
- The window should appear as this.

| 121  |                   | -    |                                    |   |
|--|-------------------|------|------------------------------------|---|
| 12   |                   | <br> |                                    |   |
| l <sub>de</sub> tree ( <u>C</u> tree EC tree<br>No flow prailable. |                   |      | -                                  |   |
|  |                   | 1    |                                    |   |
|  |                   | 1    |                                    |   |
| g Deep Later   | C HONY            |      |                                    | _ |
| Order  | Digets of<br>E.W. |      | Properties<br>No clust a ministral |   |
| Pane Col 4 NO  | liga<br>neoróa    | * 5m | ile                                |   |

Furthermore, same procedure to show the simulation behavior: and in this case is the data frame of the MEM memory management:

- Change the source for behavioral again -> expand the Xilinx ISE simulator -> click the simulate behavioral model.
- Wait for a while to check the syntax of the system > a new window called simulation should appear. The output are expandable to help manual checking for the operation of NEM (Arithmetic Logic Unit).
- The data frame should appear as below:



The data frame can be expandable so the bits will show. At the end, simulation will be used for checking the error for the block and also the Memory management of the. MEM. The data frame output should match with the OP.CODE which we stored all the value in MY\_ROM array.

### 4.23. CTRL\_FSM

In this project the writer implemented CTRL\_FSNM and made a test bench for it, 3 files was put together in a project called "CTRL\_FSM\_TB". They are MY\_ALC\_PACKAGE. vhd, CNML\_FSM\_TB.vhd and C'I'R\_FSM,vhd. Simulation code wrote in CTRL\_FSM\_TB.VHD.

Firstly, the author made a project called "CTRL\_FSM\_TB". Initially, The author went to start menu and then clicked Xilinx ISE 9.2 I, and then clicked Project Navigator.



After that, the author clicked file and then clicked new project



And then, the writer typed project name which was CTRL\_FSM\_TB

| inter a Name and Location for the Project<br>Project Name: | Project Location                              |
|--|---|
| CTRL_FSM_TB  | Ubers \S a n d y\Desktop \JASMINE\CTRL_FSM_TB |
|  |   |
|  |   |
|  |   |
|  |   |

Furthermore, the writer was kept clicking was kept clicking next until he found window of new project wizard-Add existing sources. When he got there, he inserted those there files and then he clicked next and finish.

| 5 | Source File         | Copy to Project | Add Source |
|---|---------------------|-----------------|------------|
| N | IY_CALC_PACKAGE.vhd | V               |            |
| C | NTRL_FSM_TB (1).vhd | V               | Hemove     |
| C | NTRL_FSM.vhd        |                 |            |
|   |                     |                 |            |
|   |                     |                 |            |
|   |                     |                 |            |
|   |                     |                 |            |
|   |                     |                 |            |
|   |                     |                 |            |

The screen became like this below:

| DEBE C SUDX D  | N N P P P R R N N N   | 2900 NA  | (A) (A)       |                |  |  |
|--|---|--|---------------|----------------|--|--|
| Sources X  | 35 FPGA Design Sunmary  | CTI  |               |                |  |  |
| - Sileroi peu to   | B-Design Overview   | Project File:                                  | CTFIL_F5M_1   | TFL_F5M_TB ise |  |  |
| E C x-3e500e-4a320   | Dick Proster  | Module Name:                                   | CNTRL_FSM     |                |  |  |
| G CNTRL FSM_TB_vhd-test CNTRL FSM                          | · D Tising Constraints  | Target Device:                                 | x::3a500e-41g | 320            |  |  |
| Qu.4 - CNTRL_FSM - Behavioral (CNTR                        | Prout Report 5  | Product Vension:                               | 158 9.2       | ISE 9.2        |  |  |
|  | Clock Report  |  |               |                |  |  |
|  | E Errors and Warnings   | CTRL   |               |                |  |  |
|  | - D Translation Messages  | No pattion information was found.              |               |                |  |  |
|  | Map Messages  | Den  |               |                |  |  |
| R\$ Sources Snapahots Dilbraries                           | Place and Route Messages  | Legic Utilization                              |               | Used           |  |  |
|  | Bitoon Meesonge   | Number of Size Rp Rops                         |               |                |  |  |
| nowes X  | Al Current Messages   | Number of 4 input LUTs                         |               |                |  |  |
| Processes for: CNTRL_FSM_TB_vhd -te<br>Add Existing Source | Court Pourse  | Logic Distribution                             |               |                |  |  |
|  | Field | Number of accupied Sices                       |               |                |  |  |
| St Xinx ISE Smulater                                       | - Enable Message Ritering   | Number of Slices containing only related logic |               |                |  |  |
|  | Cisplay Incremental Messages  | Number of Slices containing unrelated logic    |               |                |  |  |
|  | Enhanced Design Summary Contents  | Total Number of 4 input LUTs                   |               |                |  |  |
|  | - Show Errors   | Number of bonded ICBs                          |               |                |  |  |
|  | Show Warnings   | Number of GCLKs                                |               |                |  |  |
|  | Show Faling Constraints   | Total equivalent gate count for design         |               |                |  |  |
|  | d and and a   | Additional JTAG gate count for                 | 10Ba          |                |  |  |
| C Processes  | 12 Dation Summary   |  |               |                |  |  |

After that, the writer expanded Xilink ISE Simula tor and double-clicked simulate

model



### 4.2.4 COMP

Moreover in this part, the writer created a file called comp\_tb.vhd and wrote code for the test bench for it using a file called COMP.vhd.

Furthermore, the writer created a project called comp\_tb and add comp-tb.vhd and COMP.vhd into comp\_tb. And then, writer ran the test bench simulation.

Firstly, the author made a project called "comp\_tb". Initially, the author went to start menu and then clicked Xilinx ISE 9.2.I, and then clicked project navigator.



After that, the author clicked file and then clicked new project



And then, the writer typed project name which was comp\_tb

| new Project Wizard - Create New Pr                         | oject 🕒                                  |
|--|--|
| Enter a Name and Location for the Project<br>Project Name: | Project Location                         |
| comp_tb  | C:\Users\S and y\Desktop\UASMINE\comp_tb |
| Top-Level Source Type:<br>HDL                              |  |
|  |  |

Furthermore, the writer was kept clicking next until he found window of new project wizard add existing sources. When he got there, he inserted those two files and then he clicked next and finish.

|   | Source File       | Copy to Projec | Add Source |
|---|-------------------|----------------|------------|
|   | COMP BEH TB (Dynd | 7              |            |
| 2 | COMP RTL vhd      | 3              | Remove     |
|   |                   |                |            |
|   |                   |                |            |
|   |                   |                |            |
|   |                   |                |            |
|   |                   |                |            |
| _ |                   |                |            |

The screen became like this below:



After that, the writer expanded Xilink ISE simulator and doble clicked simulate behavioral model



### 4.2.5 CALC

For he next task, the writer made a project with my\_cale.vhd as well as his completed files ALU.vhd, CNTRL\_FSM.vhd, MEM.vhd, COMP.vbd and MY\_CALC\_PACKAGE.vhd.

After that, the writer made a yest bench MY\_CALC\_TB.vhd for this project.

Firstly, the author made a project called "MY\_CALC\_TB". Initially, the author went to start menu and then clicked Xilinx ISE 9.2.I and then clicked project navigator.



After that, the author clicked file and then clicked new project



And then, the writer typed project name which was MY\_CALC\_TB

| Enter a Name and Location for the Project     |  |
|---|--|
| Project Name:                                 | Project Location                             |
| MY_CALC_TB                                    | :\Ueers\S a n d y\Deektop\JASMINE\MY_CALC_TB |
| Select the Type of Top-Level Source for the F | Project                                      |
| Top-Level Source Type:                        |  |
| HDL   | -  |
|   |  |
|   |  |
|   |  |
|   |  |
|   |  |
|   |  |
|   |  |
|   |  |

Furthermore, the writer was kept clicking next unit he found window of new project wizard add existing sources. When he got there, the inserted those seven and then he clicked next and finish.

| - | Source File  | Copy to Proj                           | Add Se             | ource |
|---|--|--|--------------------|-------|
|   | MY CALC PACKAGE vhd                                    | V                                      |                    |       |
|   | ALU.vhd  | V                                      | Rem                | ove   |
|   | CNTRL_FSM.vhd  | 7                                      |                    |       |
|   | COMP.vhd   |  |                    |       |
|   | MEM.vhd  |  |                    |       |
|   | MY_CALC.vhd  | 2                                      |                    |       |
|   | MY_CALC_TB.vhd   | J                                      |                    |       |
|   |  |  |                    |       |
|   |  |  |                    |       |
|   |  |  |                    |       |
|   |  |  |                    |       |
| 9 | existing sources is optional. Additional sources can b | e added after the project is created u | ising the "Project | t->Ad |

The screen became like this below:

| E File Edit View Project Source Process Win  | dow Help  |   |
|--|---|---|
|  | D PPXXP D   | 3800 /  |
| Sources for: Behavioral Simulation  MY_CALC_TB_A  MY_CALC_TB_A  MY_CALC_TB_A  MY_CALC_TB_A  MUT_CALC_Tb_vhd - behavior (MY_CAL  MUT_CALC - Structural (C/Users/S  MUT_MEM - RTL (MEM.vhd)  MUT_CALC - Structural (C/Users/S  MUT_CALC_TD_vhd - I  Add Existing Source  Create New Source  MUT_CALC_TD_vhd - I  MUT_CALC_TD |   | Project File:<br>Module Name:<br>Target Device:<br>Product Version:<br>No partition information<br>Logic Utilization<br>Number of Sices<br>Number of Sice Fip I<br>Number of Sice Fip I |
|  | Project Properties   Project Properties  Enable Enhanced Design Summary  Enable Message Filtering  Display Incremental Messages Enhanced Design Summary Contents  Show Partition Data Show Errors  Show Warnings Show Varing Constraints Show Clock: Report | Report Name<br>Synthesis Report<br>Translation Report<br>Map Report<br>Place and Route Rep<br>Static Timing Report<br>Bitgen Report   |
| ۹ť Processes   | E Design Summary  |   |



### 4.3 Results or Final Design

#### 4.3.1 ALU

Checking the ALU test bench should refer on the operation of the operators. There are 16 operators to be used, in the case of checking from the test bench project.

The ALU performs a very well test bench\_ 31 operators including with carry done, success parity. In this case the parity with carrier sets to 0. The same coding for the parity without carrier cannot be applied on this operator. Some other coding should be implemented. In the test bench, the A and B have a default value of '0111' and '0011'

In this report, 10 Results can be observed white the rest results could be taken from the CD that includes the, report.

## **Operator:**

1. Txa: The ALIT. output is simply the value of A default. Both same with or without carrier. Certain OP\_CODE & C IN, in example of 00000,

OP\_CODE & C\_IN: 00000

A:0111

B:0011

ALL\_OUT: 0 111

| Calvel Simples   |      |  |
|--|------|--|
| Tome: 101074   |      |  |
| 11 C .   |      |  |
| <ul> <li>IP</li> </ul>   |      | le fan ken de le ken in de ken ken de ken in de ken in de beken in de beken in de beken in de ken in de beken de |
| 6 24,55  | 1    |  |
| 84474  | 110  |  |
| 0.1421   | ۹    |  |
| 6 42   | 1    |  |
| 4. AU  |      |  |
| <ul> <li>•1×0</li> </ul>   |      |  |
| 0 24 12 10   | 413  | 41   |
| B \$410,000,00   | ane. | les/en/es/es/es/es/es/es/es/es/es/es/es/es/es/   |
| @148_(53%E1  | 3    |  |
| 4119,00051   | 3    |  |
| a. re_cont/1   |      |  |
| #145,025(E)  | 1    | المتر المحافظين والمحمد المستحدين والبراغ ومناري ومتراوي متكريها المرازي ومتراوي الماري والروا   |
| 0125_HE200   | 6161 | (a)  |
| 6/38_885   | 4    |  |
| 6 (d), M2  |      |  |
| 4.10.347   |      |  |
| <ul> <li>H_141</li> </ul>  | 1    |  |
| the second s |      |  |

 Txb: The ALU output is simply the v aloe of B default. Both same with or without earlier. Certain OR.CODE & C.IN, in example of 00001, OP.CODE &C.M- 00001

A. 0111

**B**. 0011

ALU\_OUT: 0011

- 3. OR.<sup>:</sup> The ALU output is A 'OR' B OP\_CODE & C\_IN: 10101 ALU OUT : 0111
- 4. AND The A117 output is A 'AND' B OP\_CODE & C\_TN: 0010

### ALU\_OUT: 0011

5. COMPLEMENT: The ALU output is NOTA OP\_CODE: 01100 ALU\_OUT:1000

 XOR: The ALL output is A.'XOR"B OP\_CODE: 101 10 ALU\_OUT: 0100

7. SL : The ALL, output is shift left AOP\_CODE: 11000ALU\_OUT: 1110

8. DEC: The ALU output is A-1 OP\_CODE: 01110 ALU\_OUT: 0110

9. INC: The INC output is A-1 OP\_CPDE : 00010 ALU\_OUT : 1000

10. ADD: The. ADD output is A + 1OP\_CODE : 00100ALU\_OUT : 1010

## 4.3.2 MEM

On the IMLIM block the checkin<sup>g</sup> is more focusing on the memory management. The storage MY\_ROM give the clue of how the results going to be

depend on the input. In this case again, a test bench shows the MEM data frame output, which will carry on for the whole project of calculation package with 4 blocks.

The array MY\_ROM has 32 addresses and with A (0111) and B (0011) for the default test bench. The 10 results are being presented while the other result can he checked through the CD within.

1. Txa : for txa address 'o' (00000) Data frame : OP\_CODE : 0000 EXP\_OUT : 0111



2. Txb : for txb address '16' (10000)

Data frame

**OP\_CODE** : 1000

EXP\_OUT : 0011

3. OR : for OR address '20' (10100)

Data frame

OP\_CODE : 10010 EXP\_OUT : 00111

4. AND : for AND address '18' (10010)
Data frame :
OP\_CODE : 1001
EXP\_OUT : 0011
5. COMP : for COMPLEMENT address '10' (01010)
Data frame :
OP\_CODE : 0101
EXP\_OUT : 1000

6. XOR : for XOR address '22' (10110)Data frame :OP\_CODE : 1011EXP\_OUT : 0100

7. SL : for Shift left address '24' (11000)Data frame :OP\_CODE : 1100EXP\_OUT : 1110

8. DEC : for decrement address '14' (01110)Data frame :OP\_CODE : 0111EXP\_OUT : 0110

9. INC : for Increment address '2' (00010) Data frame : OP\_CODE : 0001

## EXP\_OUT : 1000

10. ADD : for Adder address '4' (00100) Data frame : OP\_CODE : 0010 EXP\_OUT : 1010

## 4.3.3 Result of CTRL\_FSM

This is the result of Simulation of CTRL\_FSM\_TB.vhd

| Current Simulation<br>Time: 1000 ns |       | C      | 1     |        | 200     |        | 400    | I            | 600       |            |             | 800           |     | 4   |
|-------------------------------------|-------|--------|-------|--------|---------|--------|--------|--------------|-----------|------------|-------------|---------------|-----|-----|
| 🛚 🔂 data_fra                        | 6     |        |       | 100000 |         |        |        | (00/07/4)    | 30 497)   |            |             |               |     |     |
| ø, i dk                             | 0     | חהה    |       | 7777   | RANA    | והחחה  | נחתחה  |              | חחחחר     | nnnn       |             | nnnn          |     | 11  |
| ol mem_en                           | 0     |        |       |        |         |        |        |              |           |            |             |               |     |     |
| <b>0 81</b> addi(4.0)               | 51105 | 10     | -00 ) | 5*01   | 5h02    | 51103  | 51104  | 5N05         | 67.00     | \$201      | 5t.02       | 61103         | h04 | 510 |
| o, reset                            | 0     |        |       |        | - 10.52 |        | 172 11 |              |           |            |             |               |     |     |
| oj slu_en                           | 0     |        | 1     |        |         |        |        |              |           |            |             |               |     |     |
| 🛚 😽 a_in(3.0)                       | 4h7   |        |       |        | -       |        |        | 467          |           |            |             | A State State |     |     |
| 🖬 🔂 (c_in(3.0)                      | 4113  |        |       |        |         |        |        | dh3          | 6.10.20   |            | 19560       |               |     |     |
| ■ 🚰 cp_code(3.0)                    | 4110  |        | -     | 17015  | 10000   | 10000  | BURAN  | 4 <b>h</b> 0 |           |            |             |               |     |     |
| el c_n                              | 0     |        |       |        | 1996    | 120415 |        |              |           |            | Statistics. | 19121924      |     |     |
| o comp_en                           | 0     | 193874 |       |        |         |        |        |              |           |            |             |               |     | 1   |
| <b>0 81</b> est[3.0]                | 4117  |        |       |        |         |        | -      | 4117         | Cartorine | The second |             |               |     |     |
| 2656254                             |       |        |       | 1      |         |        |        |              |           |            |             |               |     |     |

## 4.3.4 Result of COMP

This is the result of simulation of comp\_tb.vhd



## 4.3.5 Result of CALC

This is the result of simulation of MY\_CALC.vhd



# CHAPTER V DISCUSSION.

### 5.1 ALU

The results show that ALU works well enough aside from I of the operation was being, failed. Affect of that particular operation is not very significant. The whole project should still he working without that operation, The, top 2 levels of HDL description level have reached a successful project. The behavioral and RTL goes well.

The abstraction levels with view details and simulation were achieved by doing the test bench before the implementation. In order to get a correct project for implementation, the pre synthesize state should be done. In this ease Synthesizable code and hardware modeling were completed.

As for the results for the test bench, for

- Txa : The output was 0111 -> which is correctly operated by ALU since 0111 is the default value of A.
- Txb The output was 0011 -> which is correctly operated by ALU since 0011 is the default value of &
- OR . The output was 0111 -> which is correctly operated by ALU since. OR become true if either one of the operands are true.

A (0111) OR B (0011) => ALU\_OUT (0111)

AND: output was 0011 -> which is correctly operated by ALU since AND become false if either one of the operands are true.

A (0111) AND B (0011) => ALU\_OUT (0111)

- COMP. The output was IWO -> which is correctly operated by ALU since it is A complement, Complement A (0111) ALU\_0UT (1110)
- XOR : The output was 01W -> which is correctly operated by ALU since XOR become true if true if one and only one of the operands are true.

A (0111) XOR 11 (0011) => ALU\_OUT (01 00)

• SL: The output was 1110 -> which is correctly operated by ALU since SL shift the bits to the lfet, with an extra bill "0'.

Shift left A (0111) => ALU\_OUT (1110)

• DEC : The output vas 0110 ->which is correctly operated by ALU since the, A was decresed by one

A (0111) - I => ALU 0 ))

 INC : The output was 1000 -> which is correctly operatd by ALU since the A was increased by one T,

A. (0111) 11.) + => ALU\_OLTT (1000)

ADD :The output was 1010 -> which is correctly operated by ALU by using
 A + B was

## 5.2 MEM

In the test bench, the MEM black works perfectly. There was not any mistake in the syntax or even on the output. Tile MY\_ ROM arrays have matched the specification, wwhenever the specific input come the output data frame consist of A B C \_ in and. the OP-CODE.

Txa : Data frame match with, MY\_ROM storage.

Txb : Data frame match with MY\_ROM storage.

OR : Data frame match with MY\_ROM storage.

AND : Data frame match with MY\_ROM storage.

COMP : Data frame match with MY ROM storage.

XOR : Data frame match with MY\_ROM storage.

SL : Data frame match with MY\_ROM storage,

DEC. : Data frame match with MY\_ROM storage.

INC : Data frame match with MY\_ROM storage.

ADD : Data frame match with MY\_ROM storage.

5.3. CTRL\_FSM



Schematic for a Simple Calculator Circuit

Schematic for a simple calculator circuit



### Schematic of CTRL\_TB.vhd

It can tic seen from 2 diagrams above, here are 7 inputs 0 CTRL\_FSM block, they are: DATA\_FRAME\_A\_IN, DATA\_FRAME\_B\_IN, DATA\_FRAME\_C\_IN DATA-FRAME\_OP\_CODE, DATA \_FRAME\_EXP\_OUT, CLK and reset (3:0) means 3 downs, to zero as we can see in CTRL\_FSM\_TB.vhd, or we can say it is 4 bits code. All DATA\_FRAMEs is output of MEM block. Clock is useful as a timing signal. It controls '.when all the, memory elements can change state, Reset is synonymus wilt clear, Any synchronous inputs must be kept unasserted for normal synchronous operation., Furthermore, them are 9 outputs going out from C:I'RL FSM block. They are: A-IN, B\_IN, C\_IN, OP\_CODE, ALU\_EN, COMP\_EN, EXP, MEM\_EN, ADDR, A\_IN, B\_IN, C\_IN, OP\_CODE and ALU\_EN goto ALU BLOCK, COMP\_EN and EXP go to MEM block and CTRL\_FSM block involving their inputs and outputs. It means, CTRL\_FSM output become MEM inputs and vice versa.



The two diagram above is the state of CTRL\_FSM. It shows transition from one state to another.

### 1. SO Init

This is the first step of this process. From two diagrams above, we can see that Initial state happened when MEM\_FSM = 0, ALU\_EN = 0 and COMP\_EN = 0 in other words, we can say that init is initial state when it is reset

## 2. S1 FETCH

In this state, CTRL\_FSM get the next instruction from the MEM , From two diagrams above, we can see that this state is happened when MAM\_EN = 1

#### 3. S2 ALU

In this state, CTRL\_FSM block execute the instruction on the ALU. From two diagrams above we can see that Initial state is happened when,  $MEM_EN = 0$ ,  $ALU_EN = 1$  and  $COMP_EN = 0$ 

### 4. S3 COMP

In this state, CTRL\_FSM compares the result from. the ALU with the expected result . From two diagrams above, we can see that Initial state is happened when  $MEM\_EM = 0$ ,  $ALU\_EN = 0$  and  $COMP\_EM = 1$ 

### 5. S4 DONE

In this state, CTRL\_FSM checks if we have gone through all instructions, if not, return to FETCH otherwise, we are finished, stay in DONE., FEOM two diagrams above, we can see that Initial state is happened when.  $MEM\_EM = 0$ ,  $ALU\_EN = 0$  and  $COMP\_EN = 0$ 

Those sequences above was repeated 31 times, because it should happened 32 times (from ADDR 00000 to ADDR. 11111)

The red box with a letter inside <sup>in</sup> on the graph above means the Stale was still undefined. Furthermore. we can see from CTRL\_FSM\_TB.vhd that RESET <= '0%1' after 25ns,T after 500ns,0 after 525ns, it was proved from the diagram above

## **5.4. COMP**



It can be seen. from a diagram above, there axe 4 inputs of COMP block, they are: ALU\_OUT\_EXPECTED, CLK, COMP\_EN. (3:0) means 3 downs to zero as we zero as we can see in COMP\_TB.vhd, or we can say it is 4 bits code. COMP\_EN and EXPECTED are output of CRTL\_FSM block ALU\_OUT is output of ALU block. Clock is useful as a timing signal. It controls whwn all the memory elements can change state.

Inside COMP block, there is a process of comparison between ALU\_OUT and EXPECTED. If both of them equal to 1, then the result is 1. otherwise, it will
become zero. The result become the output the output calculation.

In COMP\_TB.vhd, there is a line of EXPECTED<= "0010" after 100ns, it made the RESULT became zero after 100ns because EXPECTED was not equal to 0001. we can see it on the result section.

## 5.5. CALC\_TB



CALC\_TB is a tenchbench to combine all four vhds, ALU, MEM, CTEL\_FSM and COMP. as da diagram above, there are two inputs of it, CLK and reset. Furthermore the only output is result. In this CTRL\_FSM became UUT1, ALU became UUT 2, MEM became UUT 3, COMP became UUT 4, UUT means Unit Under Test.

# CHAPTER VI CONCLUSION

- 1. Being able to understand the key concepts to create a VHDL project fulfilling the pre-requirement. The blocks are Important to be tested first before going to implementation.
- 2. VHDL language has been studied throughout the whole process. The basic programming style can be developed more to ge the real tolls such as Spartan 3e.
- 3. The project was held successfully since minor mistake did not have any significant matter to the project and test benching for all the 4 blocks uphold the project to be called as a succesfull project thus the comparison between the block are being presented.

#### BIBLIOGRAPHY

R. wain. (Nov. 2006) An Overview of FPGAS and FPGA programming. http://www.cse.scitech.ac.uk/disco/publications/FPGA\_overview.pdf. Accessed Aug 08

FPGA4Fun. (Feb. 2008) How FPGAs Work. http://www.fpga4fun.com/FPGAinfo2.html. Accessed Aug 08

A.J. Coppola, (Oct. 1993), PLD. Complex PLD, and FPGA applications using VHDL, IEEE, Portland Oregon.

Department of Computer Science, University of Regina. http://www.es.uregina.ca/Links/class-info/301/register/lecture.html. accessed Aug 08

C.H. Roth, (1977) Digital Systems Design Using VHDL. PWS Publishing Company. ISBN 0-534-95099

M. Predko, Programming and customizing PICmicro MCU microcontroller McGraw-Hill ISBN 0-07-136172-3

M68HC11, (July, 2005) Freescale Semiconductor [Online] Available: http://www.freescale.com Accessed Sept. 2008

T. Jamil, (Aug-Sep, 1995), RISC versus CISC Potentials, IEEE Volume 14, Issue 3, Page (s): 13-16

K. Champan, Xilinx user community forums [Online] Available: <u>http://forums.xilinx.com/xlnx/board/message?board.id=PicoBlaze&message.id=24</u> Accessed 2008, Aug 22

K. Chapman. Creating Embedded Microcontrollers (Programmable State Machines) [Online] Available: <u>http://www.xilinx.com</u>. Accessed Sept. 2008

Prof E. Roberts, The Intellectual Excitement of Computer Science RISC Architecture [Online] Available: <u>http://cse.stanford.edu/class/sophomore-college/projects-00/rise/risccise/</u>, Accessed Sept. 2008

K. Chapman. (2003, Oct) PicoBlaze KCPSM3 8-bit Microcontroller for Spartan-3 Xilinx Ltd, rev 7, <u>www.xilinx.com</u>. Accessed Spet. 2008

PicoBlaze 8-bit Embedded Microcontroller User Guide for Spartan-3, VIrtex-II, and Virtex-II Pro FPGAs UG129 (vl.1.2) June 24, 2008 [online] Available: <u>http://www.xilinx.com</u>. Accessed Aug 08

"Spartan-3E FPGA Starter Kit Board User Guide", ug230 vl.1 June 20, 2008, Xilinx Inc. <u>http://www.Xilinx.com</u>. Accessed Sept. 2008

W. Kilroy, M. Baker, M. Grace. FPGA Project Report, 2008: QUT.

http://en.wikipedia.org/wiki/digital comparator. Accessed August 2009

Armstrong J.R. and F.G. Gray, VHDL Design Representation and Synthesis, Englewood Cliffs, NJ: Prentice Hall, 2<sup>nd</sup> Edition, 2000.

Bhasker J., VHDL Primer, Englewood Cliffs, NJ: Prentice Hall, 3<sup>rd</sup> Edition, 1999

Yalamanchi S, VHDL Starter's Guide, Englewood Cliffs, NJ: Prentice Hall, 1998



## **Appendix A : VHDL Codes**

 MY\_CALC\_PACKAGE.vhd : Library IEEE; Use IEEE.STD\_CALC\_PAK is

Package MY\_CALC\_PAK is

Type MY\_RECORD is

Record

OP\_CODE : std\_logic\_vector(3 downto 0); -- opcode A\_IN : std\_logic\_vector(3 downto 0); -- A operand B\_IN : std\_logic\_vector(3 downto 0); -- B operand C\_IN : std\_logic: -- C\_In operand Exp\_out : std\_logic\_vector(3 downto 0); -- expected output End record;

end MY\_CALC\_PAK;

 CTRL\_FSM\_TB.vhd LIBRARY ieee; USE ieee.std\_logic\_1164.ALL; USE ieee.std\_logic\_unsigned.all; USE ieee.numeric\_std.ALL;

use CALC1\_PAK.ALL;

ENTITY CNTRL\_FSM\_TB-vhd IS END CNTRL\_FSM\_TB\_vhd;

ARCHITECTUTER behavior OF CNTRL\_FSM\_TB-vhd IS

-- Component Declaration for the Unit Under Test (UUT) COMPONENT CNTRL\_FSM PORT(

DATA\_FRAME : IN MY\_RECORD;
CLK : IN std\_logic;
RESET : IN std\_logic;
MEM\_EN : OUT std\_logic;
ADDR : OUT std\_logic\_vector(3 downto 0);
ALU\_EN : OUT std-logic;
A\_IN : OUT std\_logic\_vector(3 downto 0);
B\_IN : OUT std\_logic\_vector(3 downto 0);
OP\_CODE : OUT std\_logic\_vector(3 downto 0);
C\_IN : OUT std\_logic;
COMP\_EN : OUT std\_logic;
EXP : OUT std\_logic\_vector(3 downto 0);
);
END COMPONENT;

#### --Inputs

SIGNAL DATA\_FRAME : MY-RECORD := (A\_IN=>\*0111\*,B\_IN=>"0011\*,OP\_CODE=>\*0000\*,C\_IN=>`0`,EXP\_OUT=>"0111"); SIGNAL CLK : std\_logic :='0'; SIGNAL RESET : std\_logic :='0';

#### --Outputs

SIGNAL MEM\_EN : std\_logic; SIGNAL ADDR : std\_logic\_vector(3 downto 0); SIGNAL ALU\_EN : std\_logic; SIGNAL A\_IN : std\_logic\_vector(3 downto 0); SIGNAL B\_IN : std\_logic\_vector(3 downto 0); SIGNAL OP\_CODE : std\_logic\_vector(3 downto 0); SIGNAL C\_IN : std\_logic; SIGNAL COMP\_EN : std\_logic; SIGNAL EXP : std\_logic\_vector(3 downto 0);

## BEGIN

```
-- Instantiate the Unit Under Test (UUT)

uut: CNTRL_FSM PORT MAP(

DATA_FRAME => DATA_FRAME,

CLK => CLK

RESET => RESET.

MEM_EN => MEM_EN.

ADDR => ADDR.

ADDR => ADDR.

ALU_EN => ALU_EN,

A_IN => A_IN,

B_IN => B_IN,

OP_CODE => OP_CODE,

C_IN => C_IN,

COMP_EN => COMP_EN,

EXP => EXP
```

);

CLK <= not CLK after 1 Ons; -- 50 MHz clock RESET <= '0'.'1' after 1 ons, '0' after 25ns, '1' after 800ns, '0' after 825ns;

```
--test_proc : PROCESS

--BEGIN

-- test bench code here

tb : PROCESS

BEGIN
```

```
DATA_FRAME <= ("1000", "0100", "0000", "0000");
```

wait for 100 ns; DATA\_FRAME <=("1000","0100","0101","0","0000"); wait for 100 ns; DATA\_FRAME <=("1000","0100","0101","0","0000"); Wait; - will wait forever --END PROCESS test-proc;

END;

3. CTRL\_FSM.vhd :

library ieee;

use IEEE.STD\_LIGIC\_1164.ALL; use IEEE.STD\_LIGIC\_ARITH.ALL; use IEEE.STD\_LIGIC\_UNSIGNED.ALL;

use MY\_CALC\_PAK.ALL

entity CNTRL\_FSM is port (DATA\_FRAME : in MY\_RECORD; CLK : in STD\_LOGIC; RESET : in STD\_LOGIC; MEM-EN : out STD\_LOGIC; ADDR : out STD\_LOGIC\_VECTOR(4 downto 0); ALU\_EN : out STD\_LOGIC; A\_IN : out STD\_LOGIC\_VECTOR(3 downto 0); B\_IN : out STD\_LOGIC\_VECTOR(3 downto 0); OP\_CODE : out STD\_LOGIC\_VECTOR(3 downto 0); C\_IN : out STD\_LOGIC;

> COMP\_EN : out std\_logic; EXP : out std\_logic\_vector(3 downto 0);

end CNTRL\_FSM;

architecture Behavioral of CNTRL\_FSM is

type State is (INIT, FETCH, ALU, COMP, DONE); signal Curr\_State, Next\_State: State; signal ADDR\_INT : std\_logic\_vector(4 downto 0); signal ADDR\_Q : std\_logic\_vector(4 downto 0);

begin ADDR <= ADDR\_Q

```
Sync: process (CLK.RESET)
begin
if RESET = T then
Curr_State <= Next_State;
ADDR_Q <= (others => '0')
```

```
elsif rising_edge(CLK) then
    curr_State <= Next_State;
        ADDR_Q <= ADDR_INT;
    end if;
end process Syne;
```

```
find_Next_State: process (Curr_State,DATA_FRAME,ADDR_Q)
begin
A_IN <= DATA_FRAME.A_IN;
B_IN <= DATA_FRAME.B_IN;
C_IN <= DATA_FRAME.C_IN;
OP_CODE <= DATA_FRAME.OP_CODE;
ADDR_INT <= ADDR_Q
EXP <= DATA_FRAME.EXP_OUT;</pre>
```

```
case (Curr_State) is
when INIT => -- set up initial defaults
MEM_EN <= '0';
Alu_en <= '0';
COMP_EN <= '0';</pre>
```

ADDR\_INT <= (others => '0'); Next\_State <= FETCH;

```
when FETCH =>
MEM_EN <= '1';
    ALU_EN <= '0';
    COMP_EN <= '0';
Next_State <= ALU;</pre>
```

```
when ALU =>
MEM_EN <= '0';
    ALU_EN <= '1';
    COMP_EN <= '0';
Next_State <= COMP;</pre>
```

```
when COMP =>
MEM_EN <= '0';
ALU_EN <= '0';
COMP_EN <= '1';
```

```
when DONE =>
MEM_EN <= '0';
ALU_EN <= '0';
COMP_EN <= '0';
```

```
IF ADDR_Q < "11111" then
ADDR_INT <= ADDR_Q + '1';
```

```
Next_State <= FETCH;
else
Next_State <= DONE;
end if;
```

```
when others =>
MEM_EN <= '0';
ALU_EN <= '0';
COMP_EN <= '0';
Next_State <= INIT;
end case;
end process Find_Next_State;</pre>
```

end Bhavioral;

4. COMP.vhd :

library IEEE; use IEEE.STD\_LIGIC\_1164.ALL; use IEEE.STD\_LIGIC\_ARITH.ALL; use IEEE.STD\_LIGIC\_UNSIGNED.ALL;

entity COMP is port (COMP\_EN : in STD\_LOGIC; CLK : in STD\_LOGIC; EXPECTED : in STD\_LOGIC\_VECTOR(3 downto 0); ALU\_OUT : in STD\_LOGIC\_VECTOR(3 downto 0); RESULT : out STD\_LOGIC;

End COMP;

Architecture RTL of COMP is

Begin

Process (CLK) Begin If rising\_edge(CLK) then If comp\_en = 'I' then If ALU\_OUT = EXPECTED then RESULT <= '1'; Else RESULT <= '0'; End if; End if; End if; End process;

End RTL;

5. comp\_tb.vhd :

LIBRARY ieee; USE ieee.std\_ligic\_1164.ALL; USE ieee.std\_ligic\_unsigned.all; USE ieee.numeric\_std.ALL;

ENTITY COMP\_TB\_vhd IS END COMP\_TB\_vhd;

ARCHITECTURE test OF COMP\_TB\_vhd IS

-- Component Declaration for the Unit Under Test (UUT) COMPONENT COMP PORT(

COMP\_EN : in STD\_LOGIC;

CLK : in STD\_LOGIC; EXPECTED : in STD\_LOGIC\_VECTOR(3 downto 0); ALU\_OUT : in STD\_LOGIC\_VECTOR(3 downto 0); RESULT : out STD\_LOGIC ); END COMPONENT;

#### --Inputs

SIGNAL COMP\_EN: std\_logic := '1'
SIGNAL CLK : std\_logic := '0'
SIGNAL EXPECTED : std\_logic\_vector(3 downto 0);= "0001";
SIGNAL ALU\_OUT : std\_logic\_vector(3 downto 0);= "0001";

--Output SIGNAL RESULT : std\_logic;

## BEGIN

-- Instantiate the Unit Under Test (UUT) uut: COMP PORT MAP( COMP\_EN => COMP\_EN, CLK => CLK, EXPECTED => EXPECTED, ALU\_OUT => ALU\_OUT, RESULT => RESULT

);

CLK <= not CLK after 10ns;

test\_proc : PROCESS

BEGIN

Wait for 5ns;

Expected <= "0010" after 100ns

Wait;

## END PROCESS test\_proc;

END;

## 6. MY\_CALC.vhd :

library IEEE; use IEEE.STD\_LIGIC\_1164.ALL; use IEEE.STD\_LIGIC\_ARITH.ALL; use IEEE.STD\_LIGIC\_UNSIGNED.ALL;

use MY\_CALC\_PAK.ALL;

---- Uncomment the following library declaration if instantiating

---- any Xilinx primitives in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

### Entity MY\_CALC is

--generic (SYNTH : Boolean := false);

Port (CLK : in STD\_LOGIC; RESET : in STD\_LOGIC; RESULT : out STD\_LOGIC; and MY\_CALC;

architecture Structural of MY\_CALC is

component MEM
port (CLK : in STD\_LOGIC;
 ADDR : in STD\_LOGIC\_VECTOR (4 downto 0);
 READ\_EN : in STD\_LOGIC;
 DATA\_FRAME : out MY\_ RECORD);
End component;

Component CNTRL\_FSM Port (DATA\_FRAME : in MY\_RECORD

CLK : in STD\_LOGIC; RESET : in STD\_LOGIC; MEM\_EN : out STD\_LOGIC ADDR : out STD\_LOGIC\_VECTOR(4 downto 0); ALU\_EN : out STD\_LOGIC A\_IN : out in STD\_LOGIC\_VECTOR(3 downto 0); B\_IN : out STD\_LOGIC\_VECTOR(3 downto 0); OP\_CODE : out STD\_LOGIC\_VECTOR(3 downto 0); C\_IN : out STD\_LOGIC

> COMP\_EN : out std\_logic; EXP : out std\_logic\_vector(3 downto 0);

End component;

Component ALU Port (A : in STD\_LOGIC\_VECTOR(3 downto 0); B : in STD\_LOGIC\_VECTOR(3 downto 0); C\_IN : in STD\_LOGIC OP\_CODE : in STD\_LOGIC\_VECTOR(3 downto 0); CLK : in STD\_LOGIC ALU\_EN : in STD\_LOGIC ALU\_OUT : out STD\_LOGIC\_VECTOR(3 downto 0); End component;

Component COMP Port (COMP\_EN : in STD\_LOGIC; CLK : in STD\_LOGIC EXPECTED : in STD\_LOGIC\_VECTOR(3 downto 0); ALU\_OUT : in STD\_LOGIC\_VECTOR(3 downto 0); RESULT : out STD\_LOGIC);

End component;

Signal DATA\_FRAME\_SIG : MY\_RECORD; Signal ADDR\_SIG : STD\_LOGIC\_VECTOR(4 downto 0); Signal MEM\_EN\_SIG, ALU\_EN\_SIG, COMP\_EN\_SIG, C\_IN\_SIG : std\_logic; Signal A-IN\_SIG, B\_IN\_SIG, OP\_CODE\_SIG, EXP\_OUT\_SIG, ALU\_OUT\_SIG; STD\_LOGIC\_VECTOR(3 downto 0); Begin U1 : MEM port map (CLK=>CLK.ADDR=>ADDR\_SIG.READ\_EN=>MEM\_EN\_SIG.DATA\_FRA ME=>DATA\_PRAME\_SIG):

U2 : CNTRL\_FSM port map (DATA\_FRAME=>DATA\_FRAME\_SIG,CLK=>CLK,RESET=>RESET,MEM \_EN=>MEM\_EN\_SIG, ADDR=>ADDR\_SIG,ALU\_EN=>ALU\_SIG,A\_IN=>A\_IN\_SIG,B\_IN=>B\_IN\_ SIG,OP\_CODE=>OP\_CODE\_SIG. C\_IN=>C\_IN\_SIG,COMP\_EN=>COMP\_EN\_SIG,EXP=>EXP\_OUT\_SIG); U3 : ALU port map (A=>A\_IN\_SIG,B=>B\_IN\_SIG,CLK=>CLK,EXPECTED=>EXP\_OUT\_SIG,AL U\_OUT=>ALU\_OUT\_SIG, RESULT=>RESULT);

End Structural;

7. MY\_CALC\_TB.vhd

LIBRARY ieee; USE ieee.std\_ligic\_1164.ALL; USE ieee.std\_ligic\_unsigned.all;

USE ieee.numeric\_std.ALL;

ENTITY MY\_CALC\_TB\_vhd IS END MY\_CALC\_TB\_vhd;

ARCHITECTURE test OF MY\_CALC\_TB\_vhd IS

--Components Declaration for the Unit Under Test (UUT) COMPONENT MY\_CALC PORT( CLK\_IN : IN std\_logic;

RESET : IN std\_logic; RESULT\_OUT : OUT std\_logic );

END COMPONENT;

--Input

SIGNAL CLK : std\_logic : = '0'; SIGNAL RESET\_TB : std\_logic : = '0'; --Output SIGNAL RESULT : std\_logic;

## BEGIN

--Instantiate the Unit Under Test (UUT) Uut: MY\_CALC PORT MAP(

> CLK\_IN=>CLK\_TB, RESET=>RESET\_TB RESULT\_OUT=>RESULT

CLK\_TB <= not CLK\_TB after 10ns; RESET\_TB <= T after 15ns, '0' after 25ns, T after 700ns, '0' after 725 ns; End architecture TEST;

7. ALU,VHD file

);

USE ieee.std\_ligic\_1164.ALL; USE ieee.std\_ligic\_unsigned.all; USE ieee.numeric\_std.ALL; --Library Declaration --Packages std\_logic\_vector --Packages numeric operation

ENTITY ALU\_TB\_VHD IS END ALU\_TB\_VHD;

--Primary design unit

Architecture behavior OF ALU\_TB\_vhd IS

--Component Declaration for the Unit Unver Test (UUT) COMPONENT ALU PORT(

A : IN std\_logic\_vector(3 downto 0); --Block port

B : IN std\_logic\_vector(3 downto 0);

```
C_IN : IN std_logic;

OP_CODE : IN std_logic_vector(3 downto 0);

CLK : IN std_logic;

ALU_EN : IN std_logic;

ALU_OUT : OUT std_logic_vector(3 downto 0);

);

END COMPONENT;
```

#### --Input

SIGNAL C\_IN : std\_logic := '0'; --input signals
SIGNAL CLK : std\_logic := '0';
SIGNAL ALU\_ EN : std\_logic := '1';
SIGNAL A : std\_logic\_vector(3 downto 0) := "0111";
SIGNAL B : std\_logic\_vector(3 downto 0) := "0011";
SIGNAL OP\_CODE : std\_logic\_vector(3 downto 0) := (others=> '0');

--Output SIGNAL alu\_out : std\_logic\_vector(3 downto 0); --Output signal

#### BEGIN

--Instantiate the Unit Under Test (UUT) Uut: ALU PORT MAP( A => A

B => B, C\_IN => C\_IN, OP\_CODE => OP-CODE, CLK => CLK, ALU\_EN => ALU\_EN, ALU\_OUT => ALU\_OUT

CLK <= not CLK after 5ns;

);

Test\_proc : PROCESS BEGIN OP\_CODE (3 downto 0) <= "0000"; --txa C\_IN <= '0'; wait for 20ns; OP\_CODE (3 downto 0) <= "0001"; --txa C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0001"; --inc C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0001"; --inc C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0010"; --add C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0010"; --add C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0011"; --adde C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0011"; --adde C\_IN <= '1'; wait for 20ns; OP\_CODE (3 downto 0) <= "0100"; --sub C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0100"; --sub C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0101"; --comp C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0101"; --comp C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0110"; --neg C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0110"; --neg C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0111"; --dec C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "0111"; --dec C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1000"; --txb

C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1000"; --txb C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1001"; --and C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1001"; --and C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1010"; --or C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1010"; --or C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1011"; --xor C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1011"; --xor C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1100"; --sl C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1100"; --sl C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1101"; --sr C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1101"; --sr C\_IN <= '1'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1110"; --par C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1111"; --zero C\_IN <= '0'; wait for 20ns;

OP\_CODE (3 downto 0) <= "1111"; --zero C\_IN <= '1'; wait for 20ns;

wait; END PROCESS tes\_proc;

END;

8. MEM\_TB.VHD file

library IEEE;--Library Declarationuse IEEE.STD\_LIGIC\_1164.ALL;--Packed Declarationuse IEEE.STD\_LIGIC\_ARITH.ALL;--Packed operation and functionuse IEEE.STD\_LIGIC\_UNSIGNED.ALL;--Packages std\_logic\_vector

use work. MY\_CALC\_PAK.ALL;

----any Xilinx primitives in this code,--library UNISIM;--use UNISIM.VComponents.all;

Entity MEM\_TB is End MEM\_TB; -- Primary design unit MEM -- Close entity declaration

Architecture test of MEM\_TB is -- Secondary design unit

Component MEM

Port (CLK : in STD\_LOGIC; ADDR : in STD\_LOGIC\_VECTOR (4 downto 0); --Port declaration READ\_EN : in STD\_LOGIC; DATA\_FRAME : out MY\_RECORD); End component;

Signal CLK; std\_logic ;='0' Signal ADDE\_SIG : std\_logic vector (4 downto 0) : = "0000"; --local signals Signal READ\_EN\_SIG : std\_logic ;= '1'; Signal DATA\_FRAME\_SIG : MY\_RECORD;

Begin

-- Begin architecture

Uut: MEM port map (CLK => CLK, ADDR => ADDR\_SIG, -- unit under testing for testing READ\_EN => READ\_EN\_SIG,

#### DATA\_FRAME =>DATA\_FRAME\_SIG);

CLK <= not CLK after 10ns;

Process

Begin

ADDR\_SIG <= "00000"; wait for 100ns; ADDR\_SIG <= "00001"; wait for 100ns; ADDR\_SIG <= "00010"; wait for 100ns; ADDR\_SIG <= "00100"; wait for 100ns; ADDR\_SIG <= "00101"; wait for 100ns; ADDR\_SIG <= "00110"; wait for 100ns; ADDR\_SIG <= "00111"; wait for 100ns; ADDR\_SIG <= "01000"; wait for 100ns; ADDR\_SIG <= "01001"; wait for 100ns; ADDR\_SIG <= "01010"; wait for 100ns; ADDR\_SIG <= "01011"; wait for 100ns; ADDR\_SIG <= "01100"; wait for 100ns; ADDR\_SIG <= "01101"; wait for 100ns; ADDR\_SIG <= "01110"; wait for 100ns; ADDR\_SIG <= "01111"; wait for 100ns; ADDR\_SIG <= "10000"; wait for 100ns; ADDR\_SIG <= "10001"; wait for 100ns; ADDR\_SIG <= "10010"; wait for 100ns; ADDR\_SIG <= "10011"; wait for 100ns; ADDR\_SIG <= "10100"; wait for 100ns; ADDR\_SIG <= "10101"; wait for 100ns; ADDR SIG <= "10110"; wait for 100ns; ADDR\_SIG <= "10111"; wait for 100ns; ADDR\_SIG <= "11000"; wait for 100ns; ADDR\_SIG <= "11001"; wait for 100ns; ADDR SIG <= "11010"; wait for 100ns;

#### -- Begin the process

--Statements operate sequentially

ADDR\_SIG <= "11011"; wait for 100ns; ADDR\_SIG <= "11100"; wait for 100ns; ADDR\_SIG <= "11101"; wait for 100ns; ADDR\_SIG <= "11110"; wait for 100ns; ADDR\_SIG <= "11111"; wait for 100ns;

Wait;

End process;

-- End process

End architecture test;

-- End the body architecture

9. The memory management in MY\_ROM;

(0 = >

```
(OP_CODE=>"0000",A_IN=>"0111",B_IN=>"0011",c_in=>'0',EXP_OUT=>"0111"), --txa
      1 =>
(OP_CODE=>"0000",A_IN=>"0111",B_IN=>"0011",c_in=>'0',EXP_OUT=>"0111"), --txa
      2 =>
(OP_CODE=>"0001",A_IN=>"0111",B_IN=>"0011",c_in=>'0',EXP_OUT=>"1000"), --inc
      3 =>
(OP_CODE=>"0001",A_IN=>"0111",B_IN=>"0011",c_in=>"0",EXP_OUT=>"1000"), --inc
      4 =>
(OP CODE=>"0010", A IN=>"0111", B IN=>"0011", c in=>'0', EXP OUT=>"1010"), --
add
      5 =>
(OP_CODE=>"0010",A_IN=>"0111",B_IN=>"0011",c_in=>'0',EXP_OUT=>"1010"), --
add
      6 =>
(OP_CODE=>"0011",A_IN=>"0111",B_IN=>"0011",c_in=>'0',EXP_OUT=>"1010"), --
addc
```

7 =>

8 =>

(OP\_CODE=>"0100",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0100"), -sub

9 =>

(OP\_CODE=>"0100",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0100"), -sub

10 =>

(OP\_CODE=>"0101",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"1000"), -comp

11 =>

(OP\_CODE=>"0101",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"1000"), -comp

12 =>

(OP\_CODE=>"0110",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"1001"), -neg

13 =>

14 =>

15 =>

16 =>

17 =>

(OP\_CODE=>"0110",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"1001"), --

(OP\_CODE=>"0111",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0110"),--

(OP\_CODE=>"0111",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0110"), --

(OP\_CODE=>"1000",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0011"), --

Calculator project..., Mohamad Sandi Suriagemilang, FT UI, 2010

Universitas Indonesia

dec

dec

txb

neg

(OP\_CODE=>"1000",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0011"), -- txb

18 =>

(OP\_CODE=>"1001",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0011"), -- and

19 =>

(OP\_CODE=>"1001",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0011"), -- and

20 =>

(OP\_CODE=>"1010",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0111"), --or 21 =>

(OP\_CODE=>"1010",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0111"), --or 22 =>

(OP\_CODE=>"1011",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0100"), --

xor

23 =>

(OP\_CODE=>"1011",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0100"), -xor

24 => (OP\_CODE=>"1100",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"1110"), --sl

- 25 =>
- (OP\_CODE=>"1100",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"1110"), --sl 26 =>
- (OP\_CODE=>"1101",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0011"), --sr 27 =>
- (OP\_CODE=>"1101",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0011"), --sr 28 =>

(OP\_CODE=>"1110",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0001"), --

par

29 =>

(OP\_CODE=>"1110",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0000"), -- par

30 =>

(OP\_CODE=>"1111",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0000"), -- zero

31 =>

(OP\_CODE=>"1111",A\_IN=>"0111",B\_IN=>"0011",c\_in=>'0',EXP\_OUT=>"0000"), -- zero