Hasil Pencarian

Hasil Pencarian  ::  Simpan CSV :: Kembali

Hasil Pencarian

Ditemukan 20549 dokumen yang sesuai dengan query
cover
cover
Shultz, Richard D.
New York: John Wiley & Sons, 1988
621.31 SHU i
Buku Teks  Universitas Indonesia Library
cover
Shultz, Richard D.
Cambridge, UK: Harper & Row Pub., 1985
621.31 SHU i
Buku Teks  Universitas Indonesia Library
cover
Bartkiw, Walter L.
Toronto: McGraw-Hill Ryerson, 1986
621.3 BAR e (1)
Buku Teks  Universitas Indonesia Library
cover
cover
cover
Hekal, Sherif
"This book addresses the design challenges in near-field wireless power transfer (WPT) systems, such as high efficiency, compact size, and long transmission range. It presents new low-profile designs for the TX/RX structures using different shapes of defected ground structures (DGS) like (H, semi-H, and spiral-strips DGS). Most near-field WPT systems depend on magnetic resonant coupling (MRC) using 3-D wire loops or helical antennas, which are often bulky. This, in turn, poses technical difficulties in their application in small electronic devices and biomedical implants. To obtain compact structures, printed spiral coils (PSCs) have recently emerged as a candidate for low-profile WPT systems. However, most of the MRC WPT systems that use PSCs have limitations in the maximum achievable efficiency due to the feeding method. Inductive feeding constrains the geometric dimensions of the main transmitting (TX)/receiving (RX) resonators, which do not achieve the maximum achievable unloaded quality factor. This book will be of interest to researchers and professionals working on WPT-related problems."
Lengkap +
Singapore: Springer Singapore, 2019
e20503034
eBooks  Universitas Indonesia Library
cover
Schuermans, Stefan
"This book describes a flexible and largely automated methodology for adding the estimation of power consumption to high level simulations at the electronic system level (ESL). This method enables the inclusion of power consumption considerations from the very start of a design. This ability can help designers of electronic systems to create devices with low power consumption. The authors also demonstrate the implementation of the method, using the popular ESL language “SystemC”. This implementation enables most existing SystemC ESL simulations for power estimation with very little manual work. Extensive case-studies of a Network on Chip communication architecture and a dual-core application processor “ARM Cortex-A9” showcase the applicability and accuracy of the method to different types of electronic devices. The evaluation compares various trade-offs regarding amount of manual work, types of ESL models, achieved estimation accuracy and impact on the simulation speed.
- Describes a flexible and largely automated ESL power estimation method;
- Shows implementation of power estimation methodology in SystemC;
- Uses two extensive case studies to demonstrate method introduced."
Lengkap +
Switzerland: Springer Cham, 2019
e20502998
eBooks  Universitas Indonesia Library
cover
Bayu Pratama
"Sinkronisasi merupakan suatu proses penyerempakan clock antara transmitter dengan receiver sehingga memiliki timing dan urutan yang sesuai dengan kondisi idealnya. Hal ini bertujuan untuk meminimalisir slip akibat perbedaan clock yang terjadi. Beberapa tahun mendatang teknologi SONET/SDH akan segera diperbaharui dengan teknologi Ethernet yang menawarkan berbagai fitur menarik dari segi layanan hingga pemanfaatan alokasi Bandwidth. Demi menjaga kualitas layanan, diperlukan penyerempakkan clock dengan mengedepankan teknologi terbaharui seperti Synchronous Ethernet (SyncE) dan IEEE 1588 v2 sebagai teknologi sinkronisasi clock masa depan.
Dalam skripsi ini, diberikan pembahasan mengenai perbandingan antara teknologi Synchronous Ethernet (SyncE) dengan IEEE 1588 v2 bedasarkan enam buah parameter teknis seperti Timing support, Kontinuitas pada Jalur timing, Jumlah node pada jalur sinkronisasi timing, akurasi frekuensi, konsep sinkronisasi, dan kompabilitas terhadap jaringan 4G. Dan memberikan solusi mengenai rancangan optimalisasi jaringan sinkronisasi masa depan dengan menerapkan kedua teknologi tersebut. Rancangan ini memberikan konsep dalam hal meminimalisir efek Packet Delay Variation (PDV), Efisiensi Bandwidth dan hasil akurasi Frekuensi yang cenderung stabil.
Dari hasil analisis perbandingan dari kedua teknologi tersebut, dapat ditarik kesimpulan bahwa teknologi IEEE 1588v2 memberikan sebuah performansi yang baik dan sangat cocok diimplementasikan ke dalam jaringan masa depan. Demi mengoptimalkan kinerja sinkronisasi clock untuk masa depan dapat menerapkan konsep penggabungan dari kedua teknologi tersebut. Karena dengan menggabungkan kedua teknologi tersebut, diharapkan dapat mampu mengatasi serta meminimalisir adanya efek Packet Delay Variation (PDV), Efisiensi Bandwidth dan hasil akurasi frekuensi yang cenderung stabil sehingga tingkat kualitas dari suatu layanan berbasis paket dapat dikatagorikan memiliki sinkronisasi clock terbaik.

Synchronization is a process of clock synchronization between transmitter and receiver that has the timing and sequence corresponding to the ideal conditions. It aims to minimize the occurence of slip due to the difference in clock. In a next few years, SONET / SDH technology will be updated with Ethernet technology which offers a variety of services features to the utilization of bandwidth allocation.In order to maintain the quality of service, that required clock synchronization by prioritizing renewable technologies such as Synchronous Ethernet (SyncE) and IEEE 1588 v2 as clock synchronization Next-Generations technologies.
In this Paper, given the discussion about the comparison between technologies Synchronous Ethernet (SyncE) and IEEE 1588 v2 based on six technical parameters such as timing support, continuity on the line timing, number of nodes on the path timing synchronization, frequency accuracy, the concept of synchronization, and compatibility of the network 4G. And offers a solution with the optimization design of future network synchronization by applying both technologies. This design gives the concept of to minimize Packet Delay Variation (PDV) effects, Bandwidth Efficiency, and stable Frequency.
As the results of a comparative analysis of both technologies, it can be concluded that the technology is IEEE 1588v2 give a best performance and suitable to be implemented into Next Generation Network. In order to optimize the performance of clock synchronization for the future can apply the concept of mergin the two technologies. Because by combining both technologies, is expected to be able to minimize Packet Delay Variation (PDV) effects, Bandwidth Efficiency and stable frequency so that the quality level of a packetbased services can be categorized to have the best clock synchronization.
"
Lengkap +
Depok: Fakultas Teknik Universitas Indonesia, 2012
S43335
UI - Skripsi Open  Universitas Indonesia Library
cover
New York: The Institute of Electrical and Electronics Engineers, 1984
R 621.3 IEE
Buku Referensi  Universitas Indonesia Library
<<   1 2 3 4 5 6 7 8 9 10   >>