Hasil Pencarian  ::  Simpan CSV :: Kembali

"Contents : - Preface - Chapter 1 Verification Technologies - Chapter 2 Verification Languages - Chapter 3 Standards - Chapter 4 Functional Verification in the Context of Design Reuse - Chapter 5 Verification Plans:Top Ten - Chapter 6 Transaction-Based Predictor Models - Chapter 7 Formal Verification of High-Level Requirements - Chapter 8 HDL Lint - Chapter 9 Hardware/Software Co-Verification - Chapter 10 Coverage-Based Verification - Chapter 11 A Unified Functional Verification Approach for Mixed Analog- Digital ASIC Designs - Chapter 12 Generating Stimulus - Chapter 13 Automating System-on-Chip Debug - Chapter 14 Managing a 15+ Million Gate ASIC Design Verification - Chapter 15 Simplifying Mixed-Signal Simulation Using Modular Virtual Test Equipment in VHDL - Chapter 16 Assertion-Based Verification for ARM Based SoC Design - Chapter 17 Formal Verification of a Key Block of the TriCore2 Microprocessor - Chapter 18 Functional Verification of Configurable Embedded Processors - Acronym Guide "

"Systemverilog for verification : a guide to learning the testbench language features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals. In the third edition, authors Chris Spear and Greg Tumbush start with how to verify a design, and then use that context to demonstrate the language features, including the advantages and disadvantages of different styles, allowing readers to choose between alternatives. This textbook contains end-of-chapter exercises designed to enhance students’ understanding of the material. Other features of this revision include, new sections on static variables, print specifiers, and DPI from the 2009 IEEE language standard, descriptions of UVM features such as factories, the test registry, and the configuration database, expanded code samples and explanations, and numerous samples that have been tested on the major SystemVerilog simulators."