Hasil Pencarian  ::  Simpan CSV :: Kembali

"Dale Wheat, the author of Arduino Internals, will show you how to build electronics lab complete with tools, parts, and power sources. You'll learn how to create a portable lab, a small lab to save space, and even a lab for small groups and classrooms. You'll learn which parts and tools are indispensable no matter what type projects you're working on: which soldering irons are best, which tools, cables, and testing equipment you'll need. You'll also learn about different chips, boards, sensors, power sources, and which ones you'll want to keep on hand."

"Telah banyak usaha yang dilakukan untuk menyederhanakan proses implementasi suatu algoritma ke dalam rangkaian digital, yang sering disebut sebagai Application Specific Integrated Circuit (ASIC). Selain ringkas dan menjadi makin modular, rangkaian digital juga menjanjikan proses yang lebih cepat dibandingkan dengan eksekusi algoritma yang dijalankan oleh general purpose processor (GPP). Sebuah aigoritma yang dieksekusi oleh GPP harus dipecah-pecah terlebih dahulu menjadi serangkaian intruksi primitif yang dimengerti oleh GPP. Waktu proses total adalah hasil akumulasi delay pada setiap komponen dalam arsitektur GPP. Semakin komplek arsitektur suatu GPP akan semakin banyak pula komponen yang terlibat. Pada akhirnya, makin besar pula delay yang terakumulasi. Disain untuk meningkatkan parallelisme dan optimalisasi concurrent process yang tertuang dalam arsitektur GPP kadang-kadang tidak dimanfaatkan oleh urutan intruksi primitif yang dihasilkan oleh sebuah compiler. Dalam kasus tertentu, beberapa komponen sangat minim keterlibatannya namun tetap mengkontribusi delay. Dengan pertimbangan beberapa hal tersebut di atas, implementasi suatu algoritma langsung ke dalam rangkaian digital menjadi lebih diminati. Jika implementasi GPP berbasis komponen pemroses, maka ASIC menerapkan implementasi berbasis proses. Dengan pendekatan proses, beberapa langkah instruksi primitif dalam GPP dapat diselesaikan hanya dengan saw clock cycle dalarn sebuah ASIC. Untuk memudahkan disainer dalam merancang ASIC, laporan ini memaparkan penelitian yang menghasilkan library modul pemroses aritmetis (arithmetic unit). Library modul yang disediakan adalah unit-unit pemroses terkecil yang dapat di-reuse untuk aneka implementasi algoritma. Library yang dihasilkan adalah suatu set parameterized VHDL code yang dapat dikustomisasi untuk berbagai variasi lebar data serta tingkat kinerja. Disajikan pula hasil uji coba perbandingan modul-modul dalam library serta kinerjanya di atas beberapa jenis platform."

"This book is intended as a system engineer's compendium, explaining the dependencies and technical interactions between the onboard computer hardware, the onboard software and the spacecraft operations from ground. After a brief introduction on the subsequent development in all three fields over the spacecraft engineering phases each of the main topis is treated in depth in a separate part."

"The book begins by identifying the components of a general image registration system, and then describes the design of each component using various image analysis tools. The text reviews a vast array of tools and methods, not only describing the principles behind each tool and method, but also measuring and comparing their performances using synthetic and real data."

"Preventing fault attacks without sacrificing performance is nontrivial and this is the subject of this book. Part I deals with side-channel analysis and its relevance to fault attacks. The chapters in Part II cover fault analysis in secret key cryptography, with chapters on block ciphers, fault analysis of DES and AES, countermeasures for symmetric-key ciphers, and countermeasures against attacks on AES. Part III deals with fault analysis in public key cryptography, with chapters dedicated to classical RSA and RSA-CRT implementations, elliptic curve cryptosystems and countermeasures using fault detection, devices resilient to fault injection attacks, lattice-based fault attacks on signatures, and fault attacks on pairing-based cryptography. Part IV examines fault attacks on stream ciphers and how faults interact with countermeasures used to prevent power analysis attacks. Finally, Part V contains chapters that explain how fault attacks are implemented, with chapters on fault injection technologies for microprocessors, and fault injection and key retrieval experiments on a widely used evaluation board."

"This textbook introduces readers to the fundamental hardware used in modern computers. The only pre-requisite is algebra, so it can be taken by college freshman or sophomore students or even used in Advanced Placement courses in high school. This book presents both the classical approach to digital system design (i.e., pen and paper) in addition to the modern hardware description language (HDL) design approach (computer-based). This textbook enables readers to design digital systems using the modern HDL approach while ensuring they have a solid foundation of knowledge of the underlying hardware and theory of their designs. This book is designed to match the way the material is actually taught in the classroom. Topics are presented in a manner which builds foundational knowledge before moving onto advanced topics. The author has designed the content with learning goals and assessment at its core. Each section addresses a specific learning outcome that the learner should be able to do after its completion. The concept checks and exercise problems provide a rich set of assessment tools to measure learner performance on each outcome. This book can be used for either a sequence of two courses consisting of an introduction to logic circuits (Chapters 1-7) followed by logic design (Chapters 8-13) or a single, accelerated course that uses the early chapters as reference material.Written the way the material is taught, enabling a bottom-up approach to learning which culminates with a high-level of learning, with a solid foundation;Emphasizes examples from which students can learn: contains a solved example for nearly every section in the book;Includes more than 600 exercise problems, as well as concept check questions for each section, tied directly to specific learning outcomes."

"This book constitutes the refereed proceedings of the 24th International Conference on Computer Aided Verification, CAV 2012, held in Berkeley, CA, USA in July 2012. The 38 regular and 20 tool papers presented were carefully reviewed and selected from 185 submissions. The papers are organized in topical sections on automata and synthesis, inductive inference and termination, abstraction, concurrency and software verification, biology and probabilistic systems, embedded and control systems, SAT/SMT solving and SMT-based verification, timed and hybrid systems, hardware verification, security, verification and synthesis, and tool demonstration."