Hasil Pencarian  ::  Simpan CSV :: Kembali

"ABSTRAKPada peralatan komputer atau elektronika prinsip dasarnya adalah rangkaian digital. Pada sistem digital, keluaran maupun masuknya hanya berupa 1 atau 0. Dengan prinsip ini, menggunakan rangkaian gerbang digital, seperti NOR, NAND, Inverter dan XOR dapat dirancang peralatan yang sangat berguna bagi kebutuhan manusia.Perancangan simulasi lift yang diimplementasikan ini merupakan salah satu aplikasi dari teknologi digital. Rangkaian digital terdiri dari gerbang-gerbang logika digital, maupun yang lebih kompleks lagi, yakni Comparator, D-flip-flop, dan yang lainnya.Penelitian ini terutama membahas perancangan rangkaian simulasi lift, yang dibangun dari rangkaian Comparator, D-flip-flop, Counter, Decoder, Encoder dan gerbang lainnya. Kemudian di gambar layout CMOS dari rangkaian tersebut. Dalam hal ini yang digambarkan dan dijelaskan yaitu adalah : analisa layout CMOS-nya yakni rangkaian Comparator yang merupakan salah satu komponen utama dari simulasi lift."

"This book constitutes the refereed proceedings of the 16th International Symposium on VSLI Design and Test, VDAT 2012, held in Shibpur, India, in July 2012. The 30 revised regular papers presented together with 10 short papers and 13 poster sessions were carefully selected from 135 submissions. The papers are organized in topical sections on VLSI design, design and modeling of digital circuits and systems, testing and verification, design for testability, testing memories and regular logic arrays, embedded systems : hardware/software co-design and verification, emerging technology, nanoscale computing and nanotechnology."

"This book shares with readers practical design knowledge gained from the authors 24 years of IC design experience. The author addresses issues and challenges faced commonly by IC designers, along with solutions and workarounds. Guidelines are described for tackling issues such as clock domain crossing, using lockup latch to cross clock domains during scan shift, implementation of scan chains across power domain, optimization methods to improve timing, how standard cell libraries can aid in synthesis optimization, BKM (best known method) for RTL coding, test compression, memory BIST, usage of signed Verilog for design requiring +ve and -ve calculations, state machine, code coverage and much more. Numerous figures and examples are provided to aid the reader in understanding the issues and their workarounds.Addresses practical design issues and their workarounds;Discusses issues such as CDC, crossing clock domain in shift, scan chains across power domain, timing optimization, standard cell library influence on synthesis, DFT, code coverage, state machine;Provides readers with an RTL coding guideline, based on real experience."

"In this book along with the VHDL coding issues, the simulation and synthesis with the various toolsets enables the potential reader to visualize the final design. The VHDL design codes have been synthesized using different third party tools such as xilinx web pack Ver.11, modelsim PE, leonrado spectrum and synplify pro. Mixed flow illustrated by using the above mentioned tools presents an insight to optimize the design with reference to the spatial, temporal and power metrics."